技术领域Technical Field
本发明涉及芯片修调技术领域,特别是涉及一种基于改进Trim算法的数字芯片修调方法。The invention relates to the technical field of chip trimming, and in particular to a digital chip trimming method based on an improved Trim algorithm.
背景技术Background Art
随着新能源汽车产业高速发展,高精度、高质量、低成本的数字芯片至关重要。为使数字芯片达到高精度且一致性好的关键参数要求,需要通过trim技术对内部电路修调提高其精度,同时可提高产品的良率,降低产品的成本。With the rapid development of the new energy vehicle industry, high-precision, high-quality, and low-cost digital chips are essential. In order to make digital chips meet the key parameter requirements of high precision and good consistency, it is necessary to use trim technology to adjust the internal circuit to improve its accuracy, while also improving the product yield and reducing product costs.
Trimming(修调)是一种在芯片制造完成之后,通过外部向芯片内部写入数据,来调整芯片的某些参数的行为或者说通过特定的方法,改变芯片内部某些器件的连接方式和工作状态,以达到改变芯片的性能或者功能的目的。在芯片的制作中,工艺的先进程度对芯片的参数影响很大,特别是芯片的基准电压项,而在制程中工艺或多或少都有些偏差,这种偏差反应到芯片的某项参数上的表现就是这项参数的数值分布范围非常广或者偏差很严重,而这时就需要使用Trimming(修调)把这项参数调整过来。Trimming is the act of adjusting certain parameters of a chip by writing data to the chip from outside after the chip is manufactured, or changing the connection mode and working state of certain devices inside the chip through a specific method, so as to achieve the purpose of changing the performance or function of the chip. In the manufacture of chips, the advanced level of the process has a great influence on the parameters of the chip, especially the reference voltage item of the chip. In the process, the process has more or less some deviations. This deviation is reflected in a certain parameter of the chip, that is, the numerical distribution range of this parameter is very wide or the deviation is very serious. At this time, it is necessary to use Trimming to adjust this parameter.
如图2所示,由于常用的Trim方案采用不断加载trim code对应pattern的方式来读写寄存器值,并通过反复测量参数输出值来判断当前trim code是否将参数修调到中心阈值内,该方案存在效率低下且开发工作量大、程序代码冗余繁琐、出错率高、代码可移植性差、经济性低、测试时间长、成本高等问题,不仅测试质量难以保证,而且大大增加了量产成本。As shown in Figure 2, the commonly used Trim scheme uses the method of continuously loading the pattern corresponding to the trim code to read and write the register value, and repeatedly measures the parameter output value to determine whether the current trim code adjusts the parameter to the center threshold. This scheme has the problems of low efficiency, large development workload, redundant and cumbersome program code, high error rate, poor code portability, low economy, long testing time, and high cost. Not only is the test quality difficult to guarantee, but it also greatly increases the mass production cost.
发明内容Summary of the invention
针对上述要解决的技术问题,本发明提供一种基于改进Trim算法的数字芯片修调方法,能保证关键参数精度和质量,并降低量产测试成本。In view of the above technical problems to be solved, the present invention provides a digital chip trimming method based on an improved Trim algorithm, which can ensure the accuracy and quality of key parameters and reduce the cost of mass production testing.
为解决上述技术问题,本发明提出的技术方案为:In order to solve the above technical problems, the technical solution proposed by the present invention is:
一种基于改进Trim算法的数字芯片修调方法,包括以下步骤:A digital chip trimming method based on an improved Trim algorithm comprises the following steps:
步骤S1,根据数字芯片内部电路结构,对需要trim的bit位生成trim code,生成trim virtual pattern;Step S1, generating a trim code for the bit that needs to be trimmed according to the internal circuit structure of the digital chip, and generating a trim virtual pattern;
步骤S2,在程序代码中构造一功能函数Bit_do_func(),用于实现trim code对应的bit读写操作;Step S2, constructing a function Bit_do_func() in the program code to implement the bit read and write operation corresponding to the trim code;
步骤S3,首次trim时,在trim virtual pattern中先写中心点阈值对应的code值,执行trim virtual pattern将code值写入相应寄存器中,再测量输出参数值并与中心点阈值比较,通过回读trim code确认并判断写入值是否正确;Step S3, when trimming for the first time, first write the code value corresponding to the center point threshold in the trim virtual pattern, execute the trim virtual pattern to write the code value into the corresponding register, then measure the output parameter value and compare it with the center point threshold, and confirm and judge whether the written value is correct by reading back the trim code;
步骤S4,组合trim_code与其他bit值,写入trim virtual pattern,执行pattern将trim值写入相应的寄存器,将寄存器中的值烧录到芯片固件中,trim结束。Step S4, combine trim_code with other bit values, write trim virtual pattern, execute pattern to write trim value into corresponding register, burn the value in register into chip firmware, and trim ends.
作为上述技术方案地进一步改进为:As a further improvement of the above technical solution:
优选地,所述步骤S1中,在trim virtual pattern中将需要trim的最高bit位前加Label,用于读写bit位操作。Preferably, in step S1, a Label is added before the highest bit that needs to be trimmed in the trim virtual pattern for use in the read and write bit operations.
优选地,所述步骤S3中,输出参数值与中心点阈值比较,对输出结果二分后在单一方向采用逐次逼近法由小及大逐一遍历,每次遍历后将code码增加一个值或减少一个值,判断参数输出值拉回中心阈值时,将当前code码写入trim virtual pattern并结束遍历。Preferably, in step S3, the output parameter value is compared with the center point threshold, and the output result is divided into two and then traversed one by one from small to large in a single direction using a successive approximation method. After each traversal, the code is increased or decreased by a value. When it is determined that the parameter output value is pulled back to the center threshold, the current code is written into the trim virtual pattern and the traversal is terminated.
优选地,所述步骤S3中,具体包括以下步骤:Preferably, the step S3 specifically includes the following steps:
S3-1,trim开始时,trim_code=0,将code值写入trim virtual pattern,并写入相应的寄存器;S3-1, when trim starts, trim_code=0, write the code value into the trim virtual pattern and write it into the corresponding register;
S3-2,测量Pin脚输出参数值value_init;S3-2, measure the Pin output parameter value value_init;
S3-3,输出参数值value_init与中心点阈值比较,比较value_init是否在(Lmin,Lmax)内;S3-3, compare the output parameter value value_init with the center point threshold to see whether value_init is within (Lmin, Lmax);
S3-4,通过回读trim_code确认并判断写入值是否正确,如果正确则进行步骤S4,如果不正确则进行S3-5;S3-4, confirm and judge whether the written value is correct by reading back trim_code, if it is correct, proceed to step S4, if it is not correct, proceed to S3-5;
S3-5,value_init不在(Lmin,Lmax)内时,判断trim_code是否等于(N/2-1)或者是否等于(N/2),如果trim_code等于(N/2-1)或者等于(N/2),则trim结束,如果trim_code不等于(N/2-1)且不等于(N/2),则进行S3-6;S3-5, when value_init is not within (Lmin, Lmax), determine whether trim_code is equal to (N/2-1) or (N/2). If trim_code is equal to (N/2-1) or (N/2), trim ends. If trim_code is not equal to (N/2-1) and not equal to (N/2), proceed to S3-6.
S3-6,判断value_init是否大于Lmax,通过位处理函数将code值写入trimvirtual pattern,执行该pattern将code值写入相应的寄存器,循环执行S3-2。S3-6, determine whether value_init is greater than Lmax, write the code value into the trimvirtual pattern through the bit processing function, execute the pattern to write the code value into the corresponding register, and execute S3-2 in a loop.
优选地,所述S3-6中,如果value_init大于Lmax,则进行S3-7;如果value_init不大于Lmax则进行S3-8;Preferably, in S3-6, if value_init is greater than Lmax, then S3-7 is performed; if value_init is not greater than Lmax, then S3-8 is performed;
S3-7,trim_code从0开始加1,通过位处理函数将code值写入trim virtualpattern,S3-7, trim_code starts from 0 and increases by 1, and the code value is written into trim virtualpattern through the bit processing function.
执行该pattern将code值写入相应的寄存器,循环执行S3-2;Execute the pattern to write the code value into the corresponding register and execute S3-2 in a loop;
S3-8,trim_code从N开始减1,通过位处理函数将code值写入trim virtualpattern,执行该pattern将code值写入相应的寄存器,循环执行S3-2。S3-8, trim_code decreases by 1 from N, writes the code value into the trim virtualpattern through the bit processing function, executes the pattern to write the code value into the corresponding register, and executes S3-2 in a loop.
本发明提供的基于改进Trim算法的数字芯片修调方法,与现有技术相比,有以下优点:The digital chip trimming method based on the improved Trim algorithm provided by the present invention has the following advantages compared with the prior art:
本发明的基于改进Trim算法的数字芯片修调方法,简化了算法的过程,通过内部电路修调技术使数字芯片关键参数稳定在中心点附近,满足设定的精度要求,不仅提高产品trim精度和质量,而且降低60%代码开发量和维护的难度,提高代码可移植性且重用性极高,大大降低测试时间并削减测试成本。The digital chip trimming method based on the improved Trim algorithm of the present invention simplifies the algorithm process and stabilizes the key parameters of the digital chip near the center point through the internal circuit trimming technology to meet the set accuracy requirements, which not only improves the trim accuracy and quality of the product, but also reduces the code development and maintenance difficulty by 60%, improves the code portability and high reusability, greatly reduces the test time and cuts the test cost.
附图说明BRIEF DESCRIPTION OF THE DRAWINGS
图1为本发明中trim的流程图。FIG. 1 is a flow chart of trim in the present invention.
图2为现有技术中trim的流程图。FIG. 2 is a flow chart of trim in the prior art.
图3为本发明trim模块及相关电路图。FIG. 3 is a diagram of a trim module and related circuits according to the present invention.
具体实施方式DETAILED DESCRIPTION
以下对本发明的具体实施方式进行详细说明。应当理解的是,此处所描述的具体实施方式仅用于说明和解释本发明,并不用于限制本发明。The specific embodiments of the present invention are described in detail below. It should be understood that the specific embodiments described herein are only used to illustrate and explain the present invention, and are not used to limit the present invention.
如图1所示,本发明基于改进Trim算法的数字芯片修调方法,主要是通过改进Trim算法来提高芯片的修调精度,改进Trim算法包括以下步骤:As shown in FIG1 , the digital chip trimming method based on the improved Trim algorithm of the present invention mainly improves the trimming accuracy of the chip by improving the Trim algorithm. The improved Trim algorithm includes the following steps:
步骤S1,根据数字芯片内部电路结构,对需要trim的bit位生成相应的trim code,按照芯片支持的通讯协议生成一个trim virtual pattern,在trim virtual pattern中将需要trim的最高bit位前加Labe l,用于读写bit位操作。Step S1, according to the internal circuit structure of the digital chip, generate the corresponding trim code for the bit that needs to be trimmed, generate a trim virtual pattern according to the communication protocol supported by the chip, and add a label in front of the highest bit that needs to be trimmed in the trim virtual pattern for reading and writing bit operations.
步骤S2,在程序代码中构造一功能函数Bit_do_func(),用于实现trim code对应的bit读写操作,并在trim代码中调用该功能函数。Step S2, constructing a function Bit_do_func() in the program code to implement the bit read and write operations corresponding to the trim code, and calling the function in the trim code.
步骤S3,首次trim时,在trim virtual pattern中先写中心点阈值对应的code值,执行trim virtual pattern将code值写入相应寄存器中,再测量输出参数值与中心点阈值比较,对输出结果二分后在单一方向采用逐次逼近法由小及大逐一遍历,每次遍历后将code码增加一个值(或减少一个值),判断参数输出值拉回中心阈值时,将当前code码写入trim virtual pattern并结束遍历。Step S3, when trimming for the first time, first write the code value corresponding to the center point threshold in the trim virtual pattern, execute the trim virtual pattern to write the code value into the corresponding register, then measure the output parameter value and compare it with the center point threshold, divide the output result into two and traverse it one by one from small to large in a single direction using the successive approximation method, increase the code value by one value (or decrease it by one value) after each traversal, and when it is determined that the parameter output value is pulled back to the center threshold, write the current code value into the trim virtual pattern and end the traversal.
具体为:Specifically:
S3-1,trim开始时,trim_code=0,将code值写入trim virtual pattern,并写入相应的寄存器。S3-1, when trim starts, trim_code=0, the code value is written into the trim virtual pattern and into the corresponding register.
S3-2,测量Pin脚输出参数值value_init。S3-2, measure the Pin output parameter value value_init.
S3-3,输出参数值value_init与中心点阈值比较,比较value_init是否在(Lmin,Lmax)内。S3-3, compare the output parameter value value_init with the center point threshold to see whether value_init is within (Lmin, Lmax).
S3-4,通过回读trim_code确认并判断写入值是否正确,如果正确则进行步骤S4,如果不正确则进行S3-5。S3-4, confirm and determine whether the written value is correct by reading back trim_code, if it is correct, proceed to step S4, if not, proceed to S3-5.
S3-5,value_init不在(Lmin,Lmax)内时,判断trim_code是否等于(N/2-1)或者是否等于(N/2),如果trim_code等于(N/2-1)或者等于(N/2),则trim结束,如果trim_code不等于(N/2-1)且不等于(N/2),则进行S3-6。S3-5, when value_init is not within (Lmin, Lmax), determine whether trim_code is equal to (N/2-1) or equal to (N/2). If trim_code is equal to (N/2-1) or equal to (N/2), trim ends. If trim_code is not equal to (N/2-1) and not equal to (N/2), proceed to S3-6.
S3-6,判断value_init是否大于Lmax,如果value_init大于Lmax,则进行S3-7;如果value_init不大于Lmax则进行S3-8。S3-6, determine whether value_init is greater than Lmax. If value_init is greater than Lmax, proceed to S3-7; if value_init is not greater than Lmax, proceed to S3-8.
S3-7,trim_code从0开始加1,通过位处理函数将code值写入trim virtualpattern,执行该pattern将code值写入相应的寄存器,循环执行S3-2。S3-7, trim_code starts to increase by 1 from 0, writes the code value into the trim virtualpattern through the bit processing function, executes the pattern to write the code value into the corresponding register, and executes S3-2 in a loop.
S3-8,trim_code从N开始减1,通过位处理函数将code值写入trim virtualpattern,执行该pattern将code值写入相应的寄存器,循环执行S3-2。S3-8, trim_code decreases by 1 from N, writes the code value into the trim virtualpattern through the bit processing function, executes the pattern to write the code value into the corresponding register, and executes S3-2 in a loop.
步骤S4,组合trim_code与其他bit值,写入trim virtual pattern,执行该pattern将trim值写入相应的寄存器,然后给相应的烧录电路pin脚施加所需资源,将寄存器中的值烧录到芯片固件中,trim结束。Step S4, combine trim_code with other bit values, write trim virtual pattern, execute the pattern to write the trim value into the corresponding register, then apply the required resources to the corresponding burning circuit pin, burn the value in the register into the chip firmware, and trim is completed.
更进一步地,本实施例的基于改进Trim算法的数字芯片修调方法,如图3所示,在trim过程中ATE通过I2C协议对数字IC进行数据访问,I2C_CTRL<7:0>为I2C协议的控制位用于主控设备(ATE)与被控设备(IC)之间建立通讯,总线必须由ATE进行控制并产生串行时钟(SCL)控制总线访问,同时生成start和stop条件。I2C_ADDR<31:0>是本实施例中芯片的寄存器地址位,ATE通过I2C协议访问其相应地址并进行数据的读写操作。Furthermore, in the digital chip trimming method based on the improved Trim algorithm of this embodiment, as shown in FIG3, during the trim process, ATE accesses data to the digital IC through the I2C protocol, and I2C_CTRL<7:0> is the control bit of the I2C protocol used to establish communication between the master device (ATE) and the controlled device (IC). The bus must be controlled by ATE and generate a serial clock (SCL) to control bus access, and generate start and stop conditions at the same time. I2C_ADDR<31:0> is the register address bit of the chip in this embodiment, and ATE accesses its corresponding address through the I2C protocol and performs data read and write operations.
更进一步地,本实施例中control module控制IC在trimming中所需的外围电路,通过I2C_EN以及SEL_OSC_FREQ对应pin脚或位使能,芯片PD_OSC输入有效的信号并经内部电路处理后通过CK_OUT pin输出波形,测量输出pin脚参数值value_init,再根据步骤S3中进行trimming,找到正确的trim_code后按照步骤S4将trim_code写入trim virtualpattern,执行该pattern将trim值写入I2C_REG<31:0>寄存器。Furthermore, in this embodiment, the control module controls the peripheral circuits required by the IC in trimming, enables the corresponding pins or bits through I2C_EN and SEL_OSC_FREQ, inputs a valid signal to the chip PD_OSC and outputs a waveform through the CK_OUT pin after being processed by the internal circuit, measures the output pin parameter value value_init, and then performs trimming according to step S3. After finding the correct trim_code, the trim_code is written into the trim virtualpattern according to step S4, and the pattern is executed to write the trim value into the I2C_REG<31:0> register.
烧录固件前需要给芯片施加烧录条件或激励,如图3中所示的对CLK_EN使能并且对CLK_IN脚施加1MHz的方波信号,将实现I2C_REG<31:0>寄存器地址中的数据映射到TRIM<31:16>、TRIM<15:0>地址中,最后烧录到芯片固件中,完成整个trimming流程。Before burning the firmware, you need to apply burning conditions or stimulation to the chip. As shown in Figure 3, enable CLK_EN and apply a 1MHz square wave signal to the CLK_IN pin to map the data in the I2C_REG<31:0> register address to the TRIM<31:16> and TRIM<15:0> addresses, and finally burn it into the chip firmware to complete the entire trimming process.
本发明的基于改进Trim算法的数字芯片修调方法,与常规的数字芯片trim相比,简化了算法的过程,通过内部电路修调技术使数字芯片关键参数稳定在中心点附近,满足设定的精度要求。不仅提高产品trim精度和质量,而且降低60%代码开发量和维护的难度,提高代码可移植性且重用性极高,大大降低测试时间并削减测试成本。Compared with conventional digital chip trim, the digital chip trimming method based on the improved Trim algorithm of the present invention simplifies the algorithm process and stabilizes the key parameters of the digital chip near the center point through the internal circuit trimming technology to meet the set accuracy requirements. It not only improves the trim accuracy and quality of the product, but also reduces the code development and maintenance difficulty by 60%, improves the code portability and high reusability, greatly reduces the test time and cuts the test cost.
上述实施案例只是本发明的较佳实施例,并非对本发明作任何形式上的限制。虽然本发明已以较佳实施例揭露如上,然而并非用以限定本发明。因此,凡是未脱离本发明技术方案的内容,依据本发明技术实质对以上实施例所做的任何简单修改、等同变化及修饰,均应落在本发明技术方案保护的范围内。The above implementation cases are only preferred embodiments of the present invention and are not intended to limit the present invention in any form. Although the present invention has been disclosed as above with preferred embodiments, they are not intended to limit the present invention. Therefore, any simple modification, equivalent changes and modifications made to the above embodiments according to the technical essence of the present invention without departing from the content of the technical solution of the present invention shall fall within the scope of protection of the technical solution of the present invention.
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410529683.3ACN118566706B (en) | 2024-04-29 | 2024-04-29 | A digital chip trimming method based on improved Trim algorithm |
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202410529683.3ACN118566706B (en) | 2024-04-29 | 2024-04-29 | A digital chip trimming method based on improved Trim algorithm |
| Publication Number | Publication Date |
|---|---|
| CN118566706Atrue CN118566706A (en) | 2024-08-30 |
| CN118566706B CN118566706B (en) | 2025-04-01 |
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202410529683.3AActiveCN118566706B (en) | 2024-04-29 | 2024-04-29 | A digital chip trimming method based on improved Trim algorithm |
| Country | Link |
|---|---|
| CN (1) | CN118566706B (en) |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000066915A (en)* | 1998-08-20 | 2000-03-03 | Nec Corp | Device and method for debugging semiconductor integrated circuit |
| US6105155A (en)* | 1998-01-21 | 2000-08-15 | International Business Machines Corporation | Method and apparatus for performing on-chip function checks and locating detected anomalies within a nested time interval using CRCs or the like |
| US20120206283A1 (en)* | 2011-02-11 | 2012-08-16 | Dialog Semiconductor Gmbh | Minimum differential non-linearity trim DAC |
| CN108572314A (en)* | 2018-05-29 | 2018-09-25 | 华大半导体有限公司 | A kind of electric current reviews one's lessons by oneself aligning piece and its method |
| US20200302979A1 (en)* | 2019-03-20 | 2020-09-24 | SK Hynix Inc. | Semiconductor device including calibration circuit and training method thereof |
| CN114002588A (en)* | 2022-01-04 | 2022-02-01 | 苏州贝克微电子股份有限公司 | High-precision semiconductor chip trimming test method |
| CN114138580A (en)* | 2021-11-30 | 2022-03-04 | 深圳鲲云信息科技有限公司 | Debugging method and device for AI chip |
| CN114397939A (en)* | 2022-01-20 | 2022-04-26 | 无锡驰翔创新科技有限公司 | Chip clock frequency trimming method, burning method and burner |
| CN114676599A (en)* | 2022-05-26 | 2022-06-28 | 绍兴圆方半导体有限公司 | Chip parameter trimming method and device, electronic equipment and storage medium |
| CN115963377A (en)* | 2021-10-11 | 2023-04-14 | 圣邦微电子(北京)股份有限公司 | A test trimming circuit and a chip to be trimmed |
| CN116126605A (en)* | 2022-11-21 | 2023-05-16 | 广东利扬芯片测试股份有限公司 | Chip parameter self-adaptive searching and trimming method and device |
| CN117875258A (en)* | 2024-01-04 | 2024-04-12 | 芯北电子科技(南京)有限公司 | Control method and control circuit for FUSE trimming by using IIC |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6105155A (en)* | 1998-01-21 | 2000-08-15 | International Business Machines Corporation | Method and apparatus for performing on-chip function checks and locating detected anomalies within a nested time interval using CRCs or the like |
| JP2000066915A (en)* | 1998-08-20 | 2000-03-03 | Nec Corp | Device and method for debugging semiconductor integrated circuit |
| US20120206283A1 (en)* | 2011-02-11 | 2012-08-16 | Dialog Semiconductor Gmbh | Minimum differential non-linearity trim DAC |
| CN108572314A (en)* | 2018-05-29 | 2018-09-25 | 华大半导体有限公司 | A kind of electric current reviews one's lessons by oneself aligning piece and its method |
| US20200302979A1 (en)* | 2019-03-20 | 2020-09-24 | SK Hynix Inc. | Semiconductor device including calibration circuit and training method thereof |
| CN115963377A (en)* | 2021-10-11 | 2023-04-14 | 圣邦微电子(北京)股份有限公司 | A test trimming circuit and a chip to be trimmed |
| CN114138580A (en)* | 2021-11-30 | 2022-03-04 | 深圳鲲云信息科技有限公司 | Debugging method and device for AI chip |
| CN114002588A (en)* | 2022-01-04 | 2022-02-01 | 苏州贝克微电子股份有限公司 | High-precision semiconductor chip trimming test method |
| CN114397939A (en)* | 2022-01-20 | 2022-04-26 | 无锡驰翔创新科技有限公司 | Chip clock frequency trimming method, burning method and burner |
| CN114676599A (en)* | 2022-05-26 | 2022-06-28 | 绍兴圆方半导体有限公司 | Chip parameter trimming method and device, electronic equipment and storage medium |
| CN116126605A (en)* | 2022-11-21 | 2023-05-16 | 广东利扬芯片测试股份有限公司 | Chip parameter self-adaptive searching and trimming method and device |
| CN117875258A (en)* | 2024-01-04 | 2024-04-12 | 芯北电子科技(南京)有限公司 | Control method and control circuit for FUSE trimming by using IIC |
| Title |
|---|
| 葛南等: "ATE测试中的 Bandgap Trim 技术研究", 《微电子学与计算机》, vol. 32, no. 4, 30 April 2015 (2015-04-30)* |
| Publication number | Publication date |
|---|---|
| CN118566706B (en) | 2025-04-01 |
| Publication | Publication Date | Title |
|---|---|---|
| CN113160875A (en) | Chip test system and test method | |
| CN111009271B (en) | PSRAM (programmable system random access memory) initialization method, device, equipment and medium based on FPGA (field programmable gate array) | |
| CN106816178B (en) | A built-in self-test design method for multiple embedded memories on a single chip | |
| WO2020140354A1 (en) | Full address calibration method and system supporting ultra-large calibration data volume | |
| CN111257788B (en) | A dynamic test method, system, device and medium for power supply | |
| CN105760268A (en) | On-chip random access memory built-in self-testing method and device | |
| US20250244384A1 (en) | Templatized memory pattern generator and method | |
| CN110928731A (en) | DRAM eye pattern evaluation method based on hardware self-test module | |
| CN103116069A (en) | Method, device and system of testing of chip frequency | |
| CN115312092B (en) | Gate-controlled data strobe signal generation circuit and signal generation method and device thereof | |
| CN118566706B (en) | A digital chip trimming method based on improved Trim algorithm | |
| CN110928736B (en) | Memory parameter debugging method and device | |
| CN114861580A (en) | Method, device, equipment and medium for determining maximum power consumption of chip | |
| CN113204452B (en) | Method, system and medium for measuring high-speed signal | |
| CN114743579A (en) | Parameter stepping-based SDRAM (synchronous dynamic random access memory) timing sequence parameter tolerance testing method, system and equipment | |
| CN119673260A (en) | Sealing method for DRAM, DRAM Die, DRAM | |
| US20190033956A1 (en) | Method for determining voltage of processor of terminal, and terminal | |
| CN106571156B (en) | A kind of interface circuit and method of high-speed read-write RAM | |
| CN113282442A (en) | Method and system for automatically calibrating and downloading preset firmware at high speed in chip mass production | |
| CN114360598A (en) | Duty cycle training circuit, duty cycle adjustment method and memory controller | |
| US20210072314A1 (en) | Digital circuit robustness verification method and system | |
| US20250117302A1 (en) | Chip verification method based on spi | |
| CN112924853A (en) | CP/FT test method, device, system, electronic equipment and medium | |
| CN105895166B (en) | A debugging control unit and debugging method supporting DDR3 data path debugging | |
| CN117592401A (en) | A data transmission method and device based on design exchange format files |
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| OL01 | Intention to license declared | ||
| OL01 | Intention to license declared | ||
| EE01 | Entry into force of recordation of patent licensing contract | Application publication date:20240830 Assignee:SHANGHAI YUANMENG AUTOMATION TECHNOLOGY Co.,Ltd. Assignor:Shanghai Ruixing Microelectronics Technology Co.,Ltd. Contract record no.:X2025980024512 Denomination of invention:A digital chip trimming method based on an improved Trim algorithm Granted publication date:20250401 License type:Common License Record date:20250924 | |
| EE01 | Entry into force of recordation of patent licensing contract | Application publication date:20240830 Assignee:SHANGHAI E-PUSH ELECTRONICS CO.,LTD. Assignor:Shanghai Ruixing Microelectronics Technology Co.,Ltd. Contract record no.:X2025980024996 Denomination of invention:A digital chip trimming method based on an improved Trim algorithm Granted publication date:20250401 License type:Open License Record date:20250925 |