Movatterモバイル変換


[0]ホーム

URL:


CN117977957A - Full-symmetry positive and negative double-voltage output charge pump structure - Google Patents

Full-symmetry positive and negative double-voltage output charge pump structure
Download PDF

Info

Publication number
CN117977957A
CN117977957ACN202410369824.XACN202410369824ACN117977957ACN 117977957 ACN117977957 ACN 117977957ACN 202410369824 ACN202410369824 ACN 202410369824ACN 117977957 ACN117977957 ACN 117977957A
Authority
CN
China
Prior art keywords
fly
switch
voltage
capacitor
node voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202410369824.XA
Other languages
Chinese (zh)
Other versions
CN117977957B (en
Inventor
吴光林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Xinchi Technology Group Co ltd
Original Assignee
Shanghai Xinchi Technology Group Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Xinchi Technology Group Co ltdfiledCriticalShanghai Xinchi Technology Group Co ltd
Priority to CN202410369824.XApriorityCriticalpatent/CN117977957B/en
Publication of CN117977957ApublicationCriticalpatent/CN117977957A/en
Application grantedgrantedCritical
Publication of CN117977957BpublicationCriticalpatent/CN117977957B/en
Activelegal-statusCriticalCurrent
Anticipated expirationlegal-statusCritical

Links

Classifications

Landscapes

Abstract

The invention discloses a full-symmetrical positive and negative double voltage output charge pump structure, and belongs to the field of power supply circuits. The fully symmetrical charge pump structure can obtain positive and negative output double voltage power sources by converting a single low-voltage power source, and provides symmetrical double power sources for a circuit. The charge pump structure of the present invention includes nine switches and four capacitors. The nine switches can use the same electrical parameters in actual application, the capacitance selection type can be determined according to actual load power consumption, and Cfly+=Cfly-,Cout+=Cout -can be selected; the symmetrical positive and negative power supply output and the double voltage characteristic can meet the requirements of more analog circuits and reduce the influence of the difference of the positive and negative power supplies on the circuit performance.

Description

Full-symmetry positive and negative double-voltage output charge pump structure
Technical Field
The invention relates to the technical field of power supply circuits, in particular to a full-symmetrical positive and negative double voltage output charge pump structure.
Background
Various analog circuits often require the use of positive and negative power supplies, as well as different voltage values to power the circuit. Limited to other external power environments such as circuit boards, use environments are often encountered where there is only a single power source and the power supply voltage is below the desired value.
The charge pump circuit can boost the power supply voltage and change the polarity of the power supply voltage, and can be used as a conversion circuit between a single-power low-voltage power supply source and a high-voltage positive and negative power supply required by an actual analog circuit.
Disclosure of Invention
The invention aims to provide a full-symmetrical positive and negative double voltage output charge pump structure so as to solve the problems in the background technology.
In order to solve the technical problems, the invention provides a full-symmetrical positive and negative voltage doubling output charge pump structure, which comprises switches SW 1-SW 9, capacitors Cfly + and Cfly -, and capacitors Cout + and Cout -;
the first end of the switch SW1 is connected with the single power supply voltage VDD, and the second end is connected with the node voltage CPP; the first end of the switch SW6 and the first end of the switch SW7 are both connected with the node voltage CPP, the second end of the switch SW6 and the first end of the capacitor Cout + are both connected with the positive double voltage output VDD2P, and the second end of the capacitor Cout + is connected with the second end of the switch SW 7;
The first end of the switch SW2 is connected with the system ground GND, and the second end of the switch SW2 is connected with the node voltage CPN; the first end of the capacitor Cfly + is connected with the node voltage CPP, and the second end of the capacitor Cfly + is connected with the node voltage CPN; the first end of the switch SW5 is connected with the node voltage CPN, and the second end of the switch SW5 is connected with the node voltage CNP;
the first end of the switch SW3 is connected with the single power supply voltage VDD, and the second end of the switch SW3 is connected with the node voltage CNP; the first end of the switch SW4 is connected with the system ground GND, and the second end of the switch SW4 is connected with the node voltage CNN; the first end of the capacitor Cfly is connected with the node voltage CNP, and the second end is connected with the node voltage CNN; the first terminal of the switch SW8 and the first terminal of the switch SW9 are both connected to the node voltage CNN, the second terminal of the switch SW9 and the first terminal of the capacitor Cout -are both connected to the negative voltage doubler output VDD2N, and the second terminal of the capacitor Cout -is connected to the second terminal of the switch SW 8.
In one embodiment, the second terminal of the switch SW8 and the second terminal of the switch SW7, the second terminal of the capacitor Cout + and the second terminal of the capacitor Cout are all connected to the system ground GND.
In one embodiment, the working process of the fully symmetrical positive and negative voltage doubler output charge pump structure comprises four stages:
Stage one: the single power supply charges the capacitors Cfly + and Cfly -; at this stage, the switches SW1, SW2, SW3, SW4 are closed, and the switches SW5, SW6, SW7, SW8, SW9 are open; the single power supply charges the two ends of the capacitors Cfly + and Cfly to the voltage VDD, the node voltage CPN=CNN=GND, and the node voltage CPP=CNP=VDD; the charge held by the capacitors Cout + and Cout -is used for supplying power to a load;
Stage two: capacitors Cfly + and Cfly -charge capacitor Cout +; at this stage, the switches SW1, SW2, SW3, SW4, SW7, SW9 are open, and the switches SW5, SW6, SW8 are closed; capacitors Cfly + and Cfly -charge Cout +, node voltage cnn=gnd, node voltage cpn=cnp=vdd, vd2p=cpp=2×vdd;
Stage three: the single power supply charges the capacitors Cfly + and Cfly -; the switch states are the same as the node voltages in the first stage, the switches SW1, SW2, SW3 and SW4 are closed, and the switches SW5, SW6, SW7, SW8 and SW9 are opened;
Stage four: the capacitors Cfly + and Cfly -charge Cout -; at this stage, the switches SW1, SW2, SW3, SW4, SW6, SW8 are open, and the switches SW5, SW7, SW9 are closed; the capacitors Cfly + and Cfly -charge up to Cout -, the node voltage cpp=gnd, the node voltage cpn=cnp= -1×vdd, and vd2n=cnn= -2×vdd.
In one embodiment, the switches SW 1-SW 9 are controllable switches, the capacitors Cfly + and Cfly are charge pump intermediate capacitors, the capacitor Cout + is a positive output voltage stabilizing capacitor, and the capacitor Cout is a negative output voltage stabilizing capacitor.
The symmetrical structure can simplify the design flow, only one-time switch is needed to be designed, and two capacitance parameters are selected to finish the design; meanwhile, the fully symmetrical output characteristic can better meet the requirement of part of analog circuits on symmetrical power supplies, and the influence of the difference of positive and negative power supplies on the circuit performance is reduced.
Drawings
FIG. 1 is a schematic diagram of a fully symmetrical positive and negative voltage doubler output charge pump according to the present invention.
Detailed Description
The invention provides a full-symmetrical positive and negative double voltage output charge pump structure which is further described in detail below with reference to the accompanying drawings and specific embodiments. The advantages and features of the present invention will become more apparent from the following description. It should be noted that the drawings are in a very simplified form and are all to a non-precise scale, merely for convenience and clarity in aiding in the description of embodiments of the invention.
The invention provides a full-symmetrical positive and negative voltage doubling output charge pump structure, which is shown in figure 1 and comprises switches SW 1-SW 9, capacitors Cfly + and Cfly -, and capacitors Cout + and Cout -.
The first end of the switch SW1 is connected with the single power supply voltage VDD, and the second end is connected with the node voltage CPP; the first end of the switch SW6 and the first end of the switch SW7 are both connected with the node voltage CPP, the second end of the switch SW6 and the first end of the capacitor Cout + are both connected with the positive two-time voltage output VDD2P, and the second end of the capacitor Cout + is connected with the second end of the switch SW 7.
The first end of the switch SW2 is connected with the system ground GND, and the second end of the switch SW2 is connected with the node voltage CPN; the first end of the capacitor Cfly + is connected with the node voltage CPP, and the second end of the capacitor Cfly + is connected with the node voltage CPN; the first terminal of the switch SW5 is connected to the node voltage CPN, and the second terminal is connected to the node voltage CNP.
The first end of the switch SW3 is connected with the single power supply voltage VDD, and the second end of the switch SW3 is connected with the node voltage CNP; the first terminal of the switch SW4 is connected to the system ground GND and the second terminal is connected to the node voltage CNN. The first terminal of the capacitor Cfly is connected to the node voltage CNP, and the second terminal is connected to the node voltage CNN. The first terminal of the switch SW8 and the first terminal of the switch SW9 are both connected to the node voltage CNN, the second terminal of the switch SW9 and the first terminal of the capacitor Cout -are both connected to the negative voltage doubler output VDD2N, and the second terminal of the capacitor Cout -is connected to the second terminal of the switch SW 8. The second terminal of switch SW8 and the second terminal of switch SW7, the second terminal of capacitor Cout + and the second terminal of capacitor Cout -are all connected to the system ground GND.
SW 1-SW 9 are controllable switches, Cfly + and Cfly -are charge pump intermediate capacitors, and Cout + and Cout -are positive and negative output voltage stabilizing capacitors.
The operation of the charge pump is divided into four phases, which are described in detail below:
Stage one: the single power supply charges the capacitors Cfly + and Cfly -. At this stage, the controllable switches SW1, SW2, SW3, SW4 are closed, and the controllable switches SW5, SW6, SW7, SW8, SW9 are opened. The single power supply charges both ends of the capacitors Cfly + and Cfly to the voltage VDD (without considering the on-resistance loss of the switch, the same applies hereinafter), the node voltage cpn=cnn=gnd, and the node voltage cpp=cnp=vdd. The charge held by the capacitors Cout + and Cout -powers the load.
Stage two: the capacitors Cfly + and Cfly -charge Cout +. At this stage, the controllable switches SW1, SW2, SW3, SW4, SW7, SW9 are open and the controllable switches SW5, SW6, SW8 are closed. The capacitors Cfly + and Cfly -charge Cout +, the node voltage cnn=gnd, the node voltage cpn=cnp=vdd, and VDD2 p=cpp=2×vdd.
Stage three: the single power supply charges the capacitors Cfly + and Cfly -. The switch states are the same as the node voltages at stage one, i.e., the controllable switches SW1, SW2, SW3, SW4 are closed and the controllable switches SW5, SW6, SW7, SW8, SW9 are opened.
Stage four: the capacitors Cfly + and Cfly -charge up to Cout -. At this stage, the controllable switches SW1, SW2, SW3, SW4, SW6, SW8 are open and the controllable switches SW5, SW7, SW9 are closed. The capacitors Cfly + and Cfly -charge up to Cout -, the node voltage cpp=gnd, the node voltage cpn=cnp= -1×vdd, and vd2n=cnn= -2×vdd.
The invention uses a fully symmetrical charge pump structure, can obtain positive and negative output double voltage power supply by single low voltage power supply conversion, and provides symmetrical double power supply for the circuit. The charge pump structure of the present invention includes nine switches and four capacitors. The nine switches can use the same electrical parameters in actual application, the capacitance selection type can be determined according to actual load power consumption, and Cfly+=Cfly-,Cout+=Cout -can be selected; the symmetrical positive and negative power supply output and the double voltage characteristic can meet the requirements of more analog circuits.
The above description is only illustrative of the preferred embodiments of the present invention and is not intended to limit the scope of the present invention, and any alterations and modifications made by those skilled in the art based on the above disclosure shall fall within the scope of the appended claims.

Claims (4)

the first end of the switch SW3 is connected with the single power supply voltage VDD, and the second end of the switch SW3 is connected with the node voltage CNP; the first end of the switch SW4 is connected with the system ground GND, and the second end of the switch SW4 is connected with the node voltage CNN; the first end of the capacitor Cfly is connected with the node voltage CNP, and the second end is connected with the node voltage CNN; the first terminal of the switch SW8 and the first terminal of the switch SW9 are both connected to the node voltage CNN, the second terminal of the switch SW9 and the first terminal of the capacitor Cout -are both connected to the negative voltage doubler output VDD2N, and the second terminal of the capacitor Cout -is connected to the second terminal of the switch SW 8.
CN202410369824.XA2024-03-292024-03-29Full-symmetry positive and negative double-voltage output charge pump structureActiveCN117977957B (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
CN202410369824.XACN117977957B (en)2024-03-292024-03-29Full-symmetry positive and negative double-voltage output charge pump structure

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
CN202410369824.XACN117977957B (en)2024-03-292024-03-29Full-symmetry positive and negative double-voltage output charge pump structure

Publications (2)

Publication NumberPublication Date
CN117977957Atrue CN117977957A (en)2024-05-03
CN117977957B CN117977957B (en)2024-06-21

Family

ID=90859795

Family Applications (1)

Application NumberTitlePriority DateFiling Date
CN202410369824.XAActiveCN117977957B (en)2024-03-292024-03-29Full-symmetry positive and negative double-voltage output charge pump structure

Country Status (1)

CountryLink
CN (1)CN117977957B (en)

Citations (12)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5262934A (en)*1992-06-231993-11-16Analogic CorporationBipolar voltage doubler circuit
JP2006067739A (en)*2004-08-272006-03-09Kawasaki Microelectronics KkCharge-pump circuit
KR20100107198A (en)*2009-03-252010-10-05넥스트랩주식회사Charge pump circuit
CN201682416U (en)*2010-04-022010-12-22江苏丽恒电子有限公司Charge pump
CN101969265A (en)*2009-07-282011-02-09联咏科技股份有限公司Charge pump circuit
CN104518662A (en)*2013-09-292015-04-15奇景光电股份有限公司 Half Voltage Ratio Charge Pump Circuit
US20160126832A1 (en)*2014-10-312016-05-05Skyworks Solutions, Inc.Circuits, devices, and methods for operating a charge pump
JP2016149922A (en)*2015-02-152016-08-18スカイワークス ソリューションズ, インコーポレイテッドSkyworks Solutions, Inc.Alternately arranged double output charge pump
CN105896959A (en)*2015-02-152016-08-24天工方案公司Interleaved Dual Output Charge Pump
US20170110960A1 (en)*2015-10-152017-04-20Realtek Semiconductor Corp.Charge-pump and dynamic charge-pump device including the same
CN114050719A (en)*2021-11-172022-02-15上海赛而微微电子科技有限公司Voltage-reducing type charge pump converter with adjustable voltage transformation ratio, battery and portable equipment
CN115360906A (en)*2022-09-162022-11-18深圳市爱协生科技股份有限公司Charge pump circuit, conversion circuit, chip, electronic device and current control method

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5262934A (en)*1992-06-231993-11-16Analogic CorporationBipolar voltage doubler circuit
JP2006067739A (en)*2004-08-272006-03-09Kawasaki Microelectronics KkCharge-pump circuit
KR20100107198A (en)*2009-03-252010-10-05넥스트랩주식회사Charge pump circuit
CN101969265A (en)*2009-07-282011-02-09联咏科技股份有限公司Charge pump circuit
CN201682416U (en)*2010-04-022010-12-22江苏丽恒电子有限公司Charge pump
CN104518662A (en)*2013-09-292015-04-15奇景光电股份有限公司 Half Voltage Ratio Charge Pump Circuit
US20160126832A1 (en)*2014-10-312016-05-05Skyworks Solutions, Inc.Circuits, devices, and methods for operating a charge pump
JP2016149922A (en)*2015-02-152016-08-18スカイワークス ソリューションズ, インコーポレイテッドSkyworks Solutions, Inc.Alternately arranged double output charge pump
CN105896959A (en)*2015-02-152016-08-24天工方案公司Interleaved Dual Output Charge Pump
US20170110960A1 (en)*2015-10-152017-04-20Realtek Semiconductor Corp.Charge-pump and dynamic charge-pump device including the same
CN114050719A (en)*2021-11-172022-02-15上海赛而微微电子科技有限公司Voltage-reducing type charge pump converter with adjustable voltage transformation ratio, battery and portable equipment
CN115360906A (en)*2022-09-162022-11-18深圳市爱协生科技股份有限公司Charge pump circuit, conversion circuit, chip, electronic device and current control method

Also Published As

Publication numberPublication date
CN117977957B (en)2024-06-21

Similar Documents

PublicationPublication DateTitle
US6960955B2 (en)Charge pump-type booster circuit
US7851946B2 (en)Switching power supply and electronic apparatus employing the same
US4807104A (en)Voltage multiplying and inverting charge pump
EP2471165B1 (en)High efficiency regulated charge pump
US6661683B2 (en)Charge pump having very low voltage ripple
US20090058507A1 (en)Bottom Plate Regulated Charge Pump
US8981838B1 (en)Half-ratio charge pump circuit
JP2000166220A (en) Power supply circuit Display device and electronic device using the same
CN104518662B (en) Half Voltage Ratio Charge Pump Circuit
US6169440B1 (en)Offset-compensated switched-opamp integrator and filter
US20050012542A1 (en)Power supply
CN117977957B (en)Full-symmetry positive and negative double-voltage output charge pump structure
CN114696599A (en)Current control circuit, system, power management circuit and current control method
JPH11252900A (en) Power supply circuit, display device including power supply circuit, and electronic apparatus including display device
EP1158654A1 (en)Charge pump booster device with transfer and recovery of the charge
CN117811513A (en)Operational Amplifier
CN113541475B (en)Drive circuit of Dickson switched capacitor voltage converter
CN105245230B (en)The shared topology of circulation A DC multiplying digital-to-analog converter circuit and electric capacity is used for the row parallel read-out circuit of cmos image sensor
Chen et al.Switched-capacitor power converters with integrated low dropout regulators
CN104682697A (en)Charge pump sharing flying capacitor
US20110089997A1 (en)Power supply circuit
CN216819709U (en)Triple voltage exponential function switch capacitor booster circuit
EP4546325A1 (en)Source driver chip and display apparatus
CN222189860U (en) Signal generating circuit, touch control chip and active pen
US20240039553A1 (en)Successive approximation ad converter circuit

Legal Events

DateCodeTitleDescription
PB01Publication
PB01Publication
SE01Entry into force of request for substantive examination
SE01Entry into force of request for substantive examination
GR01Patent grant
GR01Patent grant

[8]ページ先頭

©2009-2025 Movatter.jp