技术领域Technical field
本发明涉及电数字数据处理技术领域，具体涉及一种数模转换器校准方法、装置和显示设备。The invention relates to the technical field of electrical digital data processing, and in particular to a digital-to-analog converter calibration method, device and display equipment.
背景技术Background technique
在诸如微显示设备等显示设备中，需要使用数模转换器（DAC）对像素数据逐个进行处理，将像素数据转换为模拟信号，然后输出给像素阵列，从而在显示设备的显示屏上显示出期望的图像。对于分辨率较高的微显示设备，受制于视频接口带宽，往往会将像素阵列分为两块甚至更多块，各块像素阵列用单独的DAC来做像素数据的数模转换。理想的DAC是一个线性系统，输出的模拟信号与数字信号线性对应，但实际的DAC是一个非线性系统，由于系统设计、工艺偏差、温度和噪声干扰等因素，会使不同的DAC的传输特性有偏差，从而造成各块像素阵列在显示效果上有色差，给用户带来不好的使用体验。In display devices such as microdisplay devices, a digital-to-analog converter (DAC) needs to be used to process the pixel data one by one, convert the pixel data into an analog signal, and then output it to the pixel array to display it on the display screen of the display device. desired image. For micro-display devices with higher resolution, subject to the bandwidth of the video interface, the pixel array is often divided into two or more blocks, and each pixel array uses a separate DAC to perform digital-to-analog conversion of pixel data. The ideal DAC is a linear system, and the output analog signal corresponds linearly to the digital signal. However, the actual DAC is a nonlinear system. Due to factors such as system design, process deviation, temperature, and noise interference, the transmission characteristics of the DAC will be different. There is a deviation, which causes color difference in the display effect of each pixel array and brings a bad user experience.
发明内容Contents of the invention
有鉴于此，本发明实施例提供了一种数模转换器校准方法、装置和显示设备，以解决现有技术中显示设备在显示效果上有色差的技术问题。In view of this, embodiments of the present invention provide a digital-to-analog converter calibration method, device and display device to solve the technical problem of color difference in display effects of display devices in the prior art.
根据第一方面，本发明实施例提供了一种数模转换器校准方法，包括：向待校准DAC输入第一类型校准序列，所述第一类型校准序列的相邻两个数值之间的差值小于预定阈值；将所述待校准DAC输出的模拟信号转换为第一数字信号；根据所述第一类型校准序列的各个数值和所述第一数字信号的各个数值之间的第一差值得到静态误差；向所述待校准DAC输入第二类型校准序列，所述第二类型校准序列的相邻两个数值之间的差值不断变化；将所述待校准DAC输出的模拟信号转换为第二数字信号；根据所述第二类型校准序列的各个数值、所述第二数字信号的各个数值以及对应的所述静态误差之间的第二差值得到动态误差。According to a first aspect, an embodiment of the present invention provides a digital-to-analog converter calibration method, including: inputting a first type calibration sequence to a DAC to be calibrated, the difference between two adjacent values of the first type calibration sequence The value is less than a predetermined threshold; convert the analog signal output by the DAC to be calibrated into a first digital signal; according to the first difference between each value of the first type calibration sequence and each value of the first digital signal Obtain the static error; input a second type calibration sequence to the DAC to be calibrated, and the difference between two adjacent values of the second type calibration sequence changes continuously; convert the analog signal output by the DAC to be calibrated into a second digital signal; a dynamic error is obtained according to a second difference between each value of the second type calibration sequence, each value of the second digital signal and the corresponding static error.
可选地，所述第一类型校准序列包括所述待校准DAC的输入量程范围内的最小值到最大值的递增序列；或者所述第一类型校准序列包括所述待校准DAC的输入量程范围内的最大值到最小值的递减序列。Optionally, the first type calibration sequence includes an increasing sequence from the minimum value to the maximum value within the input range of the DAC to be calibrated; or the first type calibration sequence includes the input range of the DAC to be calibrated. A descending sequence from the maximum value to the minimum value.
可选地，所述递增序列为等步长递增序列，所述步长小于或等于所述预定阈值；或者所述递减序列为等步长递减序列，所述步长小于或等于所述预定阈值。Optionally, the increasing sequence is an equal-step increasing sequence, and the step size is less than or equal to the predetermined threshold; or the decreasing sequence is an equal-step decreasing sequence, and the step size is less than or equal to the predetermined threshold. .
可选地，在根据所述第一类型校准序列的各个数值和所述第一数字信号的各个数值之间的第一差值得到静态误差之后，还包括：向所述待校准DAC输入第一调整序列，所述第一调整序列为所述第一类型校准序列中的各个数值与对应的所述静态误差的叠加值；将所述待校准DAC的输出转换为第三数字信号；获取所述第一调整序列的各个数值与所述第三数字信号的各个数值之间的第三差值；当存在超过预期范围的第三差值时，将所述第三差值叠加至对应的所述静态误差以更新所述静态误差，并重复所述向所述待校准DAC输入第一调整序列，至所述获取所述第一调整序列的各个数值与所述第三数字信号的各个数值之间的第三差值的步骤，直至所述待校准DAC的所有输入值所得到的第三差值都在所述预期范围内，以得到静态误差表。Optionally, after obtaining the static error according to the first difference between each value of the first type calibration sequence and each value of the first digital signal, the method further includes: inputting a first error to the DAC to be calibrated. Adjustment sequence, the first adjustment sequence is the superposition value of each value in the first type calibration sequence and the corresponding static error; convert the output of the DAC to be calibrated into a third digital signal; obtain the A third difference between each value of the first adjustment sequence and each value of the third digital signal; when there is a third difference that exceeds the expected range, the third difference is superimposed to the corresponding static error to update the static error, and repeat the input of the first adjustment sequence to the DAC to be calibrated until between the acquisition of each value of the first adjustment sequence and each value of the third digital signal The third difference value step is performed until the third difference values obtained from all input values of the DAC to be calibrated are within the expected range to obtain a static error table.
可选地，所述第二类型校准序列的相邻两个数值之间的差值覆盖所述待校准DAC的输入量程范围的最大值的负值至所述待校准DAC的输入量程范围的最大值之间的所有数值。Optionally, the difference between two adjacent values of the second type calibration sequence covers the negative value of the maximum value of the input range of the DAC to be calibrated to the maximum of the input range of the DAC to be calibrated. All values between values.
可选地，所述第二类型校准序列包括第一子校准序列和第二子校准序列，其中，所述第一子校准序列包括所述待校准DAC的输入量程范围内的最小值与所述递增序列或所述递减序列中的各个数值交替的序列；所述第二子校准序列包括所述待校准DAC的输入量程范围内的最大值与所述递增序列或所述递减序列中的各个数值交替的序列。Optionally, the second type of calibration sequence includes a first sub-calibration sequence and a second sub-calibration sequence, wherein the first sub-calibration sequence includes the minimum value within the input range of the DAC to be calibrated and the An increasing sequence or a sequence in which each value in the decreasing sequence alternates; the second sub-calibration sequence includes the maximum value within the input range of the DAC to be calibrated and each value in the increasing sequence or the decreasing sequence Alternating sequence.
可选地，在根据所述第二类型校准序列的各个数值、所述第二数字信号的各个数值以及对应的所述静态误差之间的第二差值得到动态误差之后，还包括：生成伪随机数序列；获取所述伪随机数序列的各个数值对应的所述静态误差和所述动态误差；向所述待校准DAC输入第二调整序列，所述第二调整序列为所述伪随机数序列的各个数值与对应的所述静态误差和所述动态误差的叠加值；将所述待校准DAC的输出转换为第四数字信号；获取所述第二调整序列的各个数值与所述第四数字信号的各个数值之间的第四差值；当存在超过预期范围的第四差值时，获取所述第四差值与对应的所述静态误差之间的第五差值，并以所述第五差值与对应的所述动态误差的平均值更新所述动态误差，并重复所述生成伪随机数序列，至所述获取所述第二调整序列的各个数值与所述第四数字信号的各个数值之间的第四差值的步骤，直至所述待校准DAC的所有输入值所得到的第四差值都在所述预期范围内，以得到动态误差表。Optionally, after obtaining the dynamic error according to the second difference between each value of the second type calibration sequence, each value of the second digital signal and the corresponding static error, the method further includes: generating a pseudo error A random number sequence; obtaining the static error and the dynamic error corresponding to each value of the pseudo-random number sequence; inputting a second adjustment sequence to the DAC to be calibrated, where the second adjustment sequence is the pseudo-random number Each value of the sequence and the corresponding superposition value of the static error and the dynamic error; convert the output of the DAC to be calibrated into a fourth digital signal; obtain each value of the second adjustment sequence and the fourth The fourth difference between various values of the digital signal; when there is a fourth difference that exceeds the expected range, obtain the fifth difference between the fourth difference and the corresponding static error, and use the The average value of the fifth difference and the corresponding dynamic error updates the dynamic error, and the generating of the pseudo-random number sequence is repeated until the respective values of the second adjustment sequence and the fourth number are obtained. The step of calculating a fourth difference between various values of the signal until the fourth difference obtained from all input values of the DAC to be calibrated is within the expected range to obtain a dynamic error table.
根据第二方面，本发明实施例提供了一种数模转换器校准装置，包括：控制器，与至少一个待校准DAC的输入端连接，用于向至少一个所述待校准DAC输入第一类型校准序列和第二类型校准序列，所述第一类型校准序列的相邻两个数值之间的差值小于预定阈值，所述第二类型校准序列的相邻两个数值之间的差值不断变化；ADC，与至少一个所述待校准DAC的输出端连接，用于将所述待校准DAC对应于所述第一类型校准序列输出的模拟信号转换为第一数字信号，将所述待校准DAC对应于所述第二类型校准序列输出的模拟信号转换为第二数字信号，并将所述第一数字信号和所述第二数字信号发送至所述控制器；所述控制器还用于根据所述第一类型校准序列的各个数值和所述第一数字信号的各个数值之间的第一差值得到对应的所述待校准DAC的静态误差，并且根据所述第二类型校准序列的各个数值、所述第二数字信号的各个数值以及对应的所述静态误差之间的第二差值得到对应的所述待校准DAC的动态误差。According to a second aspect, an embodiment of the present invention provides a digital-to-analog converter calibration device, including: a controller connected to an input end of at least one DAC to be calibrated, configured to input a first type of data to at least one of the DACs to be calibrated. Calibration sequence and second type calibration sequence, the difference between two adjacent values of the first type calibration sequence is less than a predetermined threshold, and the difference between two adjacent values of the second type calibration sequence is constant. Change; ADC, connected to the output end of at least one of the DACs to be calibrated, for converting the analog signal output by the DAC to be calibrated corresponding to the first type calibration sequence into a first digital signal, converting the to-be-calibrated The analog signal output by the DAC corresponding to the second type calibration sequence is converted into a second digital signal, and the first digital signal and the second digital signal are sent to the controller; the controller is also used to The corresponding static error of the DAC to be calibrated is obtained according to the first difference between each value of the first type calibration sequence and each value of the first digital signal, and according to the first difference value of the second type calibration sequence The second difference between each numerical value, each numerical value of the second digital signal and the corresponding static error obtains the corresponding dynamic error of the DAC to be calibrated.
可选地，所述待校准DAC为多个，所述数模转换器校准装置还包括：多路选择器，所述多路选择器的输入端分别与各个所述待校准DAC的输出端连接，所述多路选择器的输出端与所述ADC的输入端连接；所述控制器还用于分别向各个所述待校准DAC输入第一类型校准序列和第二类型校准序列，并控制所述多路选择器按预定顺序选择各个所述待校准DAC向所述ADC输出。Optionally, there are multiple DACs to be calibrated, and the digital-to-analog converter calibration device further includes: a multiplexer, the input end of the multiplexer is connected to the output end of each of the DACs to be calibrated. , the output end of the multiplexer is connected to the input end of the ADC; the controller is also used to input the first type calibration sequence and the second type calibration sequence to each of the DACs to be calibrated, and control the The multiplexer selects each of the DACs to be calibrated in a predetermined order to output to the ADC.
根据第三方面，本发明实施例提供了一种显示设备，包括：像素阵列，所述像素阵列被划分为至少一个像素子阵列；至少一个DAC，各个所述DAC与各个所述像素子阵列一一对应，用于接收数字信号并转换为模拟信号输出至对应的所述像素子阵列；根据上述第二方面中任一项的数模转换器校准装置，用于对各个所述DAC输出的所述模拟信号进行校准。According to a third aspect, an embodiment of the present invention provides a display device, including: a pixel array, the pixel array is divided into at least one pixel sub-array; at least one DAC, each of the DACs is connected to each of the pixel sub-arrays. One correspondence, for receiving digital signals and converting them into analog signals for output to the corresponding pixel sub-array; the digital-to-analog converter calibration device according to any one of the above second aspects, for calibrating all the DAC outputs The analog signal is calibrated.
在本发明实施例的DAC校准方法和装置中，通过第一类型校准序列来得到静态误差，通过第二类型校准序列来得到动态误差，分别采用不同针对性的校准序列来得到静态和动态误差，从而使得DAC得到准确的模拟输出值，能够满足高精度数模转换应用场景的需求。In the DAC calibration method and device of the embodiment of the present invention, the static error is obtained through the first type of calibration sequence, the dynamic error is obtained through the second type of calibration sequence, and the static and dynamic errors are obtained by using different targeted calibration sequences respectively. This allows the DAC to obtain accurate analog output values, which can meet the needs of high-precision digital-to-analog conversion application scenarios.
在本发明实施例的显示设备中，通过采用上述数模转换器校准装置，数模转换器获取到各个DAC的当前输入数据时，根据当前输入数据在各个DAC的静态误差表中查找对应的静态误差，并跟前一输入数据与当前输入数据之间的差值，在各个DAC的动态误差表中查找对应的动态误差，然后向各个DAC输入对应的当前输入数据与查表得到的对应的静态误差、动态误差的叠加值，从而能够使得各个像素子阵列的显示效果一致，提升用户的使用体验。In the display device of the embodiment of the present invention, by using the above-mentioned digital-to-analog converter calibration device, when the digital-to-analog converter obtains the current input data of each DAC, it searches the corresponding static error table of each DAC according to the current input data. error, and the difference between the previous input data and the current input data, find the corresponding dynamic error in the dynamic error table of each DAC, and then input the corresponding current input data and the corresponding static error obtained by looking up the table to each DAC , the superposition value of dynamic errors can make the display effect of each pixel sub-array consistent and improve the user experience.
附图说明Description of the drawings
通过参考附图会更加清楚的理解本发明的特征和优点，附图是示意性的而不应理解为对本发明进行任何限制，在附图中：The features and advantages of the present invention will be more clearly understood by referring to the accompanying drawings, which are schematic and should not be construed as limiting the invention in any way, in which:
图1示出了根据本发明实施例的数模转换器校准方法的流程图。Figure 1 shows a flow chart of a digital-to-analog converter calibration method according to an embodiment of the present invention.
图2示出了根据本发明实施例的数模转换器校准装置的示意图。Figure 2 shows a schematic diagram of a digital-to-analog converter calibration device according to an embodiment of the present invention.
图3示出了根据本发明实施例的数模转换器校准方法中查表得到最终误差的示意图。FIG. 3 shows a schematic diagram of the final error obtained by looking up a table in the digital-to-analog converter calibration method according to an embodiment of the present invention.
图4示出了根据本发明另一实施例的数模转换器校准方法的流程图。FIG. 4 shows a flow chart of a digital-to-analog converter calibration method according to another embodiment of the present invention.
图5示出了根据本发明实施例的数模转换方法的流程图。Figure 5 shows a flow chart of a digital-to-analog conversion method according to an embodiment of the present invention.
图6示出了根据本发明另一实施例的数模转换器校准装置的示意图。Figure 6 shows a schematic diagram of a digital-to-analog converter calibration device according to another embodiment of the present invention.
图7示出了根据本发明实施例的显示设备的示意图。Figure 7 shows a schematic diagram of a display device according to an embodiment of the present invention.
具体实施方式Detailed ways
为使本发明实施例的目的、技术方案和优点更加清楚，下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例是本发明一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域技术人员在没有作出创造性劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。In order to make the purpose, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments These are some embodiments of the present invention, rather than all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without making creative efforts fall within the scope of protection of the present invention.
如上文所述，由于不同的数模转换器（DAC）之间存在传输特性偏差，会导致诸如微显示设备等显示设备的各块像素阵列的显示效果存在色差，给用户带来不好的使用体验，因此需要对各个DAC进行校准，从而可以使得显示设备的各块像素阵列的显示效果一致。As mentioned above, due to the transmission characteristic deviation between different digital-to-analog converters (DAC), it will lead to color differences in the display effects of each pixel array of display devices such as micro-display devices, which will bring bad use to users. Therefore, each DAC needs to be calibrated so that the display effect of each pixel array of the display device is consistent.
相关技术中的一种数模转换器校准方法通过外置数字电路和查找表来进行DAC误差补偿，其利用伪随机数来作为校准序列，然而这种校准方法没有对历史动态误差进行针对性处理，DAC校准误差仍然较大，无法满足诸如微显示设备等高精度场景的需求。A digital-to-analog converter calibration method in the related art performs DAC error compensation through external digital circuits and lookup tables, which uses pseudo-random numbers as calibration sequences. However, this calibration method does not perform targeted processing of historical dynamic errors. , the DAC calibration error is still large and cannot meet the needs of high-precision scenarios such as micro-display devices.
如图1所示，本发明实施例提供了一种数模转换器校准方法，该方法应用于待校准的DAC，该方法可以包括如下步骤：As shown in Figure 1, an embodiment of the present invention provides a digital-to-analog converter calibration method, which is applied to a DAC to be calibrated. The method may include the following steps:
S10. 向待校准DAC输入第一类型校准序列，该第一类型校准序列的相邻两个数值之间的差值小于预定阈值。S10. Input a first type calibration sequence to the DAC to be calibrated, and the difference between two adjacent values of the first type calibration sequence is less than a predetermined threshold.
在本实施例中，该第一类型校准序列作为DAC的静态误差的获取依据，该第一类型校准序列可以是随机生成的数字信号，但需要满足相邻数值之间的差值小于预定阈值。本领域技术人员可以根据实际情况合理设定该预定阈值，以避免引入大的动态误差。可选地，相邻数值之间的差值为一固定值，从而该第一类型校准序列成为等差数列，便于该第一类型校准序列的生成。In this embodiment, the first type calibration sequence is used as the basis for obtaining the static error of the DAC. The first type calibration sequence can be a randomly generated digital signal, but it needs to satisfy that the difference between adjacent values is less than a predetermined threshold. Those skilled in the art can reasonably set the predetermined threshold according to actual conditions to avoid introducing large dynamic errors. Optionally, the difference between adjacent numerical values is a fixed value, so that the first type calibration sequence becomes an arithmetic sequence, which facilitates the generation of the first type calibration sequence.
在本发明实施例的一些可选实施方式中，该第一类型校准序列可以包括待校准DAC的输入量程范围内的最小值到最大值的递增序列，也可以包括待校准DAC的输入量程范围内的最大值到最小值的递减序列。上述递增或递减序列可以为等步长序列或不等步长序列，优选地，上述递增或递减序列为等步长序列，且步长小于或等于该预定阈值。举例来说，假如DAC的输入量程范围为0至255，第一类型校准序列的最小值可以为0，最大值可以为255，该第一类型校准序列例如可以是{0,1,2…,254,255}，或者也可以是{255,254,253…,1,0}，上述递增或递减序列的步长可以为1，也可以为其他小于该预定阈值的值。当步长为1时，DAC前后输入值之间的差异很小，因此可以忽略动态误差，可以由第一类型校准序列得到静态误差。更普遍地，待校准DAC的输入量程范围内的最大值为Vmax，最小值为Vmin，步长为δ，则该第一类型校准序列可以包括：In some optional implementations of the embodiment of the present invention, the first type of calibration sequence may include an incremental sequence from the minimum value to the maximum value within the input range of the DAC to be calibrated, or may also include an incremental sequence within the input range of the DAC to be calibrated. A descending sequence from the maximum value to the minimum value. The above-mentioned increasing or decreasing sequence may be an equal-step sequence or an unequal-step sequence. Preferably, the above-mentioned increasing or decreasing sequence is an equal-step sequence, and the step size is less than or equal to the predetermined threshold. For example, if the input range of the DAC is 0 to 255, the minimum value of the first type calibration sequence can be 0 and the maximum value can be 255. The first type calibration sequence can be, for example, {0,1,2..., 254,255}, or it can be {255,254,253...,1,0}. The step size of the above-mentioned increasing or decreasing sequence can be 1, or it can be other values smaller than the predetermined threshold. When the step size is 1, the difference between the input values before and after the DAC is very small, so the dynamic error can be ignored, and the static error can be obtained from the first type of calibration sequence. More generally, the maximum value within the input range of the DAC to be calibrated is Vmax , the minimum value is Vmin , and the step size is δ, then the first type of calibration sequence may include:
{ Vmin，Vmin+δ，Vmin+2δ，…，Vmax}；或者{ Vmin , Vmin +δ, Vmin +2δ,…, Vmax }; or
{ Vmax，Vmax-δ，Vmax-2δ，…，Vmin }。{ Vmax , Vmax -δ, Vmax -2δ, ..., Vmin }.
如图2所示，该第一类型校准序列可以由控制器11生成，输入到待校准DAC12的输入端，待校准DAC12将该第一类型校准序列转换为模拟信号，从输出端输出。As shown in FIG. 2 , the first type calibration sequence can be generated by the controller 11 and input to the input end of the DAC 12 to be calibrated. The DAC 12 to be calibrated converts the first type calibration sequence into an analog signal and outputs it from the output end.
S20. 将待校准DAC输出的模拟信号转换为第一数字信号。S20. Convert the analog signal output by the DAC to be calibrated into a first digital signal.
继续如图2所示，可以通过模数转换器（ADC）13的输入端与待校准DAC12的输出端连接，ADC13对DAC12输出的模拟信号进行模数转换，从而ADC13的输出端输出模数转换后的第一数字信号。Continuing as shown in Figure 2, the input terminal of the analog-to-digital converter (ADC) 13 can be connected to the output terminal of the DAC12 to be calibrated. The ADC13 performs analog-to-digital conversion on the analog signal output by the DAC12, so that the output terminal of the ADC13 outputs the analog-to-digital conversion. the first digital signal after.
S30. 根据第一类型校准序列的各个数值和第一数字信号的各个数值之间的第一差值得到静态误差。S30. Obtain the static error according to the first difference between each value of the first type calibration sequence and each value of the first digital signal.
在本实施例中，由于第一类型校准序列的相邻数值之间的差值小于预定阈值，即待校准DAC12的相邻输入值之间的变化很小，从而可以忽略动态误差，第一类型校准序列的各个数值和第一数字信号的各个数值之间的第一差值即可以认为是静态误差。在本步骤中，最终得到的是一个静态误差表，即对应于不同的输入范围的不同静态误差。仍以DAC的输入量程范围为0至255为例，若步长为1，则每个输入值都可以对应一个静态误差，例如当输入值为i时，对应的静态误差为ESi。若步长为5，则每5个输入值对应一个静态误差，例如输入值为2时，落入到输入值0至4的静态范围内，则对应的静态误差为该静态范围所对应的静态误差。从而可以通过查表得到输入量程范围内不同的输入值所对应的静态误差。如图2所示，控制器11可以将该静态误差存入查找表（LUT）14中，查找表14可以外置于控制器11，也可以设置于控制器11内。In this embodiment, since the difference between adjacent values of the first type calibration sequence is less than the predetermined threshold, that is, the change between adjacent input values of the DAC 12 to be calibrated is very small, so the dynamic error can be ignored, the first type The first difference between each value of the calibration sequence and each value of the first digital signal can be regarded as a static error. In this step, the final result is a static error table, that is, different static errors corresponding to different input ranges. Still taking the input range of the DAC from 0 to 255 as an example, if the step size is 1, then each input value can correspond to a static error. For example, when the input value is i, the corresponding static error is ESi . If the step size is 5, then every 5 input values correspond to a static error. For example, when the input value is 2, it falls within the static range of the input value 0 to 4, then the corresponding static error corresponds to the static range. error. Therefore, the static error corresponding to different input values within the input range can be obtained by looking up the table. As shown in FIG. 2 , the controller 11 can store the static error in a lookup table (LUT) 14 . The lookup table 14 can be external to the controller 11 , or can be set inside the controller 11 .
S40. 向待校准DAC输入第二类型校准序列，该第二类型校准序列的相邻两个数值之间的差值不断变化。S40. Input a second type calibration sequence to the DAC to be calibrated, and the difference between two adjacent values of the second type calibration sequence changes continuously.
在本实施例中，该第二类型校准序列作为待校准DAC的动态误差的获取依据，该第二类型校准序列可以是随机生成的数字信号，但需要满足相邻两个数值之间的差值不断变化。需要说明的是，动态误差与前一输入值与当前输入值之间的差值相关，前一输入值与当前输入值之间的差值可以为正数，也可以为负数，相对应地，动态误差可以分为正动态误差和负动态误差。由于本实施例中第二类型校准序列的相邻两个数值之间的差值不断变化，从而可以获取到前一输入值与当前输入值之间的差值为各种数值情况下的动态误差。In this embodiment, the second type calibration sequence is used as the basis for obtaining the dynamic error of the DAC to be calibrated. The second type calibration sequence can be a randomly generated digital signal, but it needs to satisfy the difference between two adjacent values. keep changing. It should be noted that the dynamic error is related to the difference between the previous input value and the current input value. The difference between the previous input value and the current input value can be a positive number or a negative number. Correspondingly, Dynamic errors can be divided into positive dynamic errors and negative dynamic errors. Since the difference between two adjacent values of the second type calibration sequence in this embodiment is constantly changing, it is possible to obtain the dynamic error under various numerical conditions where the difference between the previous input value and the current input value is .
在本发明实施例的一些可选实施方式中，第二类型校准序列的相邻两个数值之间的差值需要覆盖Vmin-Vmax至Vmax-Vmin之间的所有数值。当Vmin=0时，第二类型校准序列的相邻两个数值之间的差值覆盖待校准DAC的输入量程范围的最大值的负值至待校准DAC的输入量程范围的最大值之间的所有数值，即-Vmax至Vmax之间的所有数值。In some optional implementations of the embodiment of the present invention, the difference between two adjacent values of the second type calibration sequence needs to cover all values between Vmin -Vmax and Vmax -Vmin . When Vmin =0, the difference between two adjacent values of the second type calibration sequence covers the negative value of the maximum value of the input range of the DAC to be calibrated to the maximum value of the input range of the DAC to be calibrated. All values of , that is, all values between -Vmax and Vmax .
在本发明实施例的另一些可选实施方式中，第二类型校准序列可以包括第一子校准序列和第二子校准序列，其中第一子校准序列包括待校准DAC的输入量程范围内的最小值与上述递增序列或递减序列中的各个数值交替的序列；第二子校准序列包括待校准DAC的输入量程范围内的最大值与上述递增序列或递减序列中的各个数值交替的序列。仍以DAC的输入量程范围为0至255，递增或递减序列的步长为1为例，第一子校准序列可以包括{0,1,0,2,0,3,0,4…,0,254,0,255}；或者第一子校准序列可以包括{0,255,0,254,0,253,0,252…,0,2,0,1}。第二子校准序列可以包括{255,0,255,1,255,2,255,3…255,253,255,254}；或者第二子校准序列可以包括{255,254,255,253,255,252,255,251…255,1,255,0}。通过第一子校准序列和第二子校准序列就可以实现相邻两个数值之间的差值覆盖-255至255之间的所有数值。更普遍地，待校准DAC的输入量程范围内的最大值为Vmax，最小值为Vmin，步长为δ，则该第一子校准序列可以包括：In other optional implementations of the embodiment of the present invention, the second type of calibration sequence may include a first sub-calibration sequence and a second sub-calibration sequence, wherein the first sub-calibration sequence includes the minimum value within the input range of the DAC to be calibrated. The second sub-calibration sequence includes a sequence in which the maximum value within the input range of the DAC to be calibrated alternates with each value in the above-mentioned increasing sequence or decrementing sequence. Still taking the input range of the DAC as 0 to 255 and the step size of the increment or decrement sequence as 1, the first sub-calibration sequence can include {0,1,0,2,0,3,0,4…,0,254 ,0,255}; or the first sub-calibration sequence may include {0,255,0,254,0,253,0,252…,0,2,0,1}. The second sub-calibration sequence may include {255,0,255,1,255,2,255,3...255,253,255,254}; or the second sub-calibration sequence may include {255,254,255,253,255,252,255,251...255,1,255,0}. Through the first sub-calibration sequence and the second sub-calibration sequence, the difference between two adjacent values can cover all values between -255 and 255. More generally, the maximum value within the input range of the DAC to be calibrated is Vmax , the minimum value is Vmin , and the step size is δ, then the first sub-calibration sequence can include:
{ Vmin，Vmin+δ，Vmin，Vmin+2δ，…，Vmin，Vmax }；或者{ Vmin , Vmin +δ, Vmin , Vmin +2δ, ..., Vmin , Vmax }; or
{ Vmin，Vmax，Vmin，Vmax-δ，Vmin，Vmax-2δ，…，Vmin，Vmin+δ}。{Vmin , Vmax , Vmin , Vmax -δ, Vmin , Vmax -2δ, ..., Vmin , Vmin +δ}.
该第二子校准序列可以包括：The second sub-calibration sequence may include:
{ Vmax，Vmin，Vmax，Vmin+δ，Vmax，Vmin+2δ，…，Vmax，Vmax-δ}；或者 { Vmax，Vmax-δ，Vmax，Vmax-2δ，…，Vmax，Vmin }。{ Vmax , Vmin , Vmax , Vmin +δ, Vmax , Vmin +2δ, ..., Vmax , Vmax -δ}; or { Vmax , Vmax -δ, Vmax , Vmax - 2δ,…, Vmax , Vmin }.
采用这样的第二类型校准序列能够得到DAC的输入量程范围内前后输入值所有差值情况下的动态误差，有助于后续的校准。Using such a second type calibration sequence can obtain the dynamic error under all differences between the previous and later input values within the input range of the DAC, which is helpful for subsequent calibration.
S50.将待校准DAC输出的模拟信号转换为第二数字信号。S50. Convert the analog signal output by the DAC to be calibrated into a second digital signal.
同样地，可以通过ADC13的输入端与待校准DAC12的输出端连接，ADC13的输出端输出模数转换后的第二数字信号。Similarly, the input terminal of ADC13 can be connected to the output terminal of DAC12 to be calibrated, and the output terminal of ADC13 outputs the second digital signal after analog-to-digital conversion.
S60. 根据第二类型校准序列的各个数值、第二数字信号的各个数值以及对应的静态误差之间的第二差值得到动态误差。S60. Obtain the dynamic error according to the second difference between each value of the second type calibration sequence, each value of the second digital signal and the corresponding static error.
在本步骤中，由于第二类型校准序列的相邻两个数值之间的差值不断变化，能够得到前一输入值与当前输入值之间的不同差值范围所对应的动态误差，最终得到的是一个动态误差表。仍以DAC的输入量程范围为0至255为例，若步长为1，则每个差值都可以对应一个静态误差，例如当前一输入值与当前输入值之间的差值为i时，动态误差为EDi。同样地，当步长大于1时，需要看前后输入值之间的差值所落入的动态范围，从而可以通过查表得到不同的前后输入值之间的差值所对应的动态误差。如图2所示，控制器11可以将该动态误差表存入查找表14中。In this step, since the difference between two adjacent values of the second type calibration sequence is constantly changing, the dynamic error corresponding to the different difference ranges between the previous input value and the current input value can be obtained, and finally we get is a dynamic error table. Still taking the input range of the DAC from 0 to 255 as an example, if the step size is 1, then each difference can correspond to a static error. For example, when the difference between the previous input value and the current input value is i, The dynamic error is EDi . Similarly, when the step size is greater than 1, it is necessary to look at the dynamic range in which the difference between the previous and the previous input values falls, so that the dynamic error corresponding to the difference between the different input values can be obtained by looking up the table. As shown in FIG. 2 , the controller 11 can store the dynamic error table in the lookup table 14 .
在得到了静态误差表和动态误差表之后，当DAC12接收到当前输入数据时，如图3所示，控制器12会根据当前输入数据所落入的静态范围查表得到对应的静态误差，并根据当前输入数据与前一输入数据之间的差值所落入的动态范围，查表得到所对应的动态误差，并将查表得到的静态误差与动态误差叠加得到最终误差，再然后将当前输入数据与该最终误差叠加，并将叠加值输入值DAC12，由此DAC12能够输出得到校准后的模拟输出值。After obtaining the static error table and the dynamic error table, when the DAC 12 receives the current input data, as shown in Figure 3, the controller 12 will look up the table to obtain the corresponding static error according to the static range within which the current input data falls, and According to the dynamic range in which the difference between the current input data and the previous input data falls, the corresponding dynamic error is obtained by looking up the table, and the static error and dynamic error obtained by the table lookup are superimposed to obtain the final error, and then the current error is obtained. The input data is superimposed with the final error, and the superimposed value is input into the value DAC12, so that the DAC12 can output a calibrated analog output value.
在本发明实施例的DAC校准方法中，通过第一类型校准序列来得到静态误差，通过第二类型校准序列来得到动态误差，分别采用不同针对性的校准序列来得到静态和动态误差，从而使得DAC得到准确的模拟输出值，能够满足高精度数模转换应用场景的需求。In the DAC calibration method of the embodiment of the present invention, the static error is obtained through the first type of calibration sequence, and the dynamic error is obtained through the second type of calibration sequence. Different targeted calibration sequences are used to obtain the static and dynamic errors respectively, so that The DAC obtains accurate analog output values, which can meet the needs of high-precision digital-to-analog conversion application scenarios.
本发明另一实施例提供了一种DAC校准方法，该方法应用于待校准的DAC，如图4所示，该方法可以包括如下步骤：Another embodiment of the present invention provides a DAC calibration method, which is applied to a DAC to be calibrated. As shown in Figure 4, the method may include the following steps:
S10. 向待校准DAC输入第一类型校准序列，该第一类型校准序列的相邻两个数值之间的差值小于预定阈值。具体内容可以参考上文中的相应描述。S10. Input a first type calibration sequence to the DAC to be calibrated, and the difference between two adjacent values of the first type calibration sequence is less than a predetermined threshold. For specific content, please refer to the corresponding description above.
S20. 将待校准DAC输出的模拟信号转换为第一数字信号。具体内容可以参考上文中的相应描述。S20. Convert the analog signal output by the DAC to be calibrated into a first digital signal. For specific content, please refer to the corresponding description above.
S30. 根据第一类型校准序列的各个数值和第一数字信号的各个数值之间的第一差值得到静态误差。具体内容可以参考上文中的相应描述。S30. Obtain the static error according to the first difference between each value of the first type calibration sequence and each value of the first digital signal. For specific content, please refer to the corresponding description above.
S31. 向待校准DAC输入第一调整序列，第一调整序列为第一类型校准序列中的各个数值与对应的静态误差的叠加值。S31. Input the first adjustment sequence to the DAC to be calibrated. The first adjustment sequence is the superposition value of each value in the first type calibration sequence and the corresponding static error.
如上文所述，通过步骤S30可以得到各个输入值对应的静态误差，然而此时得到的静态误差可能并不准确，需要对静态误差进行调整。第一调整序列为对第一类型校准序列按照步骤S30得到的静态误差进行补偿后得到的序列，如果步骤S30得到的静态误差是准确的，DAC12的输出模拟信号再经ADC13转换为的数字信号与第一调整序列之间的差值应当落在预期范围之内。若差值落在预期范围之外，则说明该静态误差不准确，需要进一步的调整。As mentioned above, the static error corresponding to each input value can be obtained through step S30. However, the static error obtained at this time may not be accurate, and the static error needs to be adjusted. The first adjustment sequence is a sequence obtained by compensating the static error obtained in step S30 for the first type calibration sequence. If the static error obtained in step S30 is accurate, the output analog signal of DAC12 is converted into a digital signal by ADC13 and The difference between the first adjustment series should fall within the expected range. If the difference falls outside the expected range, it means that the static error is inaccurate and requires further adjustment.
S32. 将待校准DAC的输出转换为第三数字信号。同样地，该步骤通过ADC13来完成。S32. Convert the output of the DAC to be calibrated into a third digital signal. Again, this step is accomplished through the ADC13.
S33. 获取第一调整序列的各个数值与第三数字信号的各个数值之间的第三差值。S33. Obtain the third difference between each value of the first adjustment sequence and each value of the third digital signal.
S34. 判断是否存在超过预期范围的第三差值。当第三差值未超过预期范围时，说明对应的静态误差是恰当的，无需进行调整，进入到步骤S40。而当第三差值超过预期范围时，说明对应的静态误差不恰当，需要再次进行调整，此时执行步骤S35。S34. Determine whether there is a third difference that exceeds the expected range. When the third difference value does not exceed the expected range, it indicates that the corresponding static error is appropriate and no adjustment is needed, and step S40 is entered. When the third difference exceeds the expected range, it means that the corresponding static error is inappropriate and needs to be adjusted again. At this time, step S35 is executed.
S35. 将第三差值叠加至对应的静态误差以更新静态误差，并返回至S31，重复执行S31至S34的步骤，直至待校准DAC的所有输入值所得到的第三差值都在预期范围内，以得到更为准确的静态误差表，进入到步骤S40。S35. Superpose the third difference value to the corresponding static error to update the static error, and return to S31. Repeat steps S31 to S34 until the third difference value obtained for all input values of the DAC to be calibrated is within the expected range. within to obtain a more accurate static error table, and then proceed to step S40.
通过上述步骤S31至S35，不断对静态误差进行调整直至待校准DAC的输出值达到预期，提高了DAC校准的准确性。Through the above steps S31 to S35, the static error is continuously adjusted until the output value of the DAC to be calibrated reaches the expectation, which improves the accuracy of DAC calibration.
S40. 向待校准DAC输入第二类型校准序列，该第二类型校准序列的相邻两个数值之间的差值不断变化。具体内容可以参考上文中的相应描述。S40. Input a second type calibration sequence to the DAC to be calibrated, and the difference between two adjacent values of the second type calibration sequence changes continuously. For specific content, please refer to the corresponding description above.
S50. 将待校准DAC输出的模拟信号转换为第二数字信号。具体内容可以参考上文中的相应描述。S50. Convert the analog signal output by the DAC to be calibrated into a second digital signal. For specific content, please refer to the corresponding description above.
S60. 根据第二类型校准序列的各个数值、第二数字信号的各个数值以及对应的静态误差之间的第二差值得到动态误差。具体内容可以参考上文中的相应描述。S60. Obtain the dynamic error according to the second difference between each value of the second type calibration sequence, each value of the second digital signal and the corresponding static error. For specific content, please refer to the corresponding description above.
S61. 生成伪随机数序列。该伪随机数序列的各个数值的范围处于待校准DAC的输入量程范围内。S61. Generate a pseudo-random number sequence. The range of each value of the pseudo-random number sequence is within the input range of the DAC to be calibrated.
S62. 获取伪随机数序列的各个数值对应的静态误差和动态误差。S62. Obtain the static error and dynamic error corresponding to each value of the pseudo-random number sequence.
如上文所述，可以根据待校准DAC的当前输入值，查表得到对应的静态误差，并根据前一输入值与当前输入值之间的差值，查表得到对应的动态误差。As mentioned above, the corresponding static error can be obtained by looking up the table according to the current input value of the DAC to be calibrated, and the corresponding dynamic error can be obtained by looking up the table according to the difference between the previous input value and the current input value.
S63. 向待校准DAC输入第二调整序列，该第二调整序列为该伪随机数序列的各个数值与对应的静态误差和动态误差的叠加值。S63. Input a second adjustment sequence to the DAC to be calibrated. The second adjustment sequence is a superposition value of each value of the pseudo-random number sequence and the corresponding static error and dynamic error.
也就是说，在本步骤中利用所得到的静态误差和动态误差，对待校准DAC的输入值进行补偿。如果当前得到的静态误差和动态误差是准确的，DAC12的输出模拟信号再经ADC13转换为的数字信号与第二调整序列之间的差值应当落在预期范围之内。若差值落在预期范围之外，由于已经通过重复执行步骤S31至S34的步骤对静态误差进行了调整，因此可以认为当前的动态误差不准确，需要进一步的调整。That is to say, in this step, the obtained static error and dynamic error are used to compensate the input value of the DAC to be calibrated. If the currently obtained static error and dynamic error are accurate, the difference between the output analog signal of DAC12 and the digital signal converted by ADC13 and the second adjustment sequence should fall within the expected range. If the difference falls outside the expected range, since the static error has been adjusted by repeatedly executing steps S31 to S34, it can be considered that the current dynamic error is inaccurate and requires further adjustment.
S64. 将待校准DAC的输出转换为第四数字信号。同样地，该步骤通过ADC13来完成。S64. Convert the output of the DAC to be calibrated into a fourth digital signal. Again, this step is accomplished through the ADC13.
S65. 获取第二调整序列的各个数值与第四数字信号的各个数值之间的第四差值。S65. Obtain the fourth difference between each value of the second adjustment sequence and each value of the fourth digital signal.
S66. 判断是否存在超过预期范围的第四差值。当第四差值未超过预期范围时，说明对应的动态误差是恰当的，无需进行调整。而当第四差值超过预期范围时，说明对应的动态误差不恰当，需要再次进行调整，此时执行步骤S67。S66. Determine whether there is a fourth difference that exceeds the expected range. When the fourth difference does not exceed the expected range, it means that the corresponding dynamic error is appropriate and no adjustment is needed. When the fourth difference value exceeds the expected range, it means that the corresponding dynamic error is inappropriate and needs to be adjusted again. At this time, step S67 is executed.
S67. 获取第四差值与对应的静态误差之间的第五差值，并以第五差值与对应的动态误差的平均值更新动态误差，并返回至S61，重复执行S61至S66的步骤，直至待校准DAC的所有输入值所得到的第四差值都在预期范围内，以得到更为准确的动态误差表。S67. Obtain the fifth difference between the fourth difference and the corresponding static error, update the dynamic error with the average of the fifth difference and the corresponding dynamic error, and return to S61 to repeat the steps from S61 to S66. , until the fourth difference values obtained for all input values of the DAC to be calibrated are within the expected range, so as to obtain a more accurate dynamic error table.
通过上述步骤S61至S67，不断对动态误差进行调整直至待校准DAC的输出值达到预期，提高了DAC校准的准确性。Through the above steps S61 to S67, the dynamic error is continuously adjusted until the output value of the DAC to be calibrated reaches the expectation, which improves the accuracy of DAC calibration.
与前一实施例不同的是，在本实施例中，通过第一调整序列来对静态误差进行调整，通过第二调整序列对动态误差进行调整，提高了静态误差和动态误差的准确性，从而进一步提高了DAC校正的准确性。Different from the previous embodiment, in this embodiment, the static error is adjusted through the first adjustment sequence, and the dynamic error is adjusted through the second adjustment sequence, thereby improving the accuracy of the static error and the dynamic error, thereby improving the accuracy of the static error and the dynamic error. The accuracy of DAC correction is further improved.
在通过上文所述的实施例得到更为准确的静态误差表和动态误差表之后，就可以利用该静态误差表和动态误差表，对DAC的输入数据提前进行补偿，从而得到准确的模拟信号。因此，本发明实施例还提供了一种数模转换方法，如图5所示，该方法可以包括如下步骤：After obtaining more accurate static error tables and dynamic error tables through the embodiments described above, the static error tables and dynamic error tables can be used to compensate the input data of the DAC in advance, thereby obtaining accurate analog signals. . Therefore, an embodiment of the present invention also provides a digital-to-analog conversion method, as shown in Figure 5. The method may include the following steps:
S101. 获取待校准DAC的当前输入数据。S101. Obtain the current input data of the DAC to be calibrated.
S102. 查找当前输入数据对应的静态误差。S102. Find the static error corresponding to the current input data.
S103. 根据前一输入数据与当前输入数据之间的差值，查找当前输入数据对应的动态误差；其中，所述静态误差和所述动态误差通过上文实施例中所述的数模转换校准方法得到。S103. Find the dynamic error corresponding to the current input data according to the difference between the previous input data and the current input data; wherein the static error and the dynamic error are calibrated through the digital-to-analog conversion described in the above embodiment. method to get.
S104. 向待校准DAC输入当前输入数据与查找得到的静态误差、动态误差的叠加值。S104. Input the superposition value of the current input data and the found static error and dynamic error to the DAC to be calibrated.
相应地，本发明实施例还提供了一种数模转换器校准装置，继续如图2所示，该数模转换器校准装置可以包括控制器11和ADC13。Correspondingly, an embodiment of the present invention also provides a digital-to-analog converter calibration device. As shown in FIG. 2 , the digital-to-analog converter calibration device may include a controller 11 and an ADC 13 .
控制器11与待校准DAC12的输入端连接，用于向待校准DAC12输入第一类型校准序列和第二类型校准序列，该第一类型校准序列的相邻两个数值之间的差值小于预定阈值，该第二类型校准序列的相邻两个数值之间的差值不断变化。关于第一类型校准序列和第二类型校准序列的进一步详细描述可以参见上文方法实施例中的相应描述，此处不再赘述。The controller 11 is connected to the input end of the DAC 12 to be calibrated, and is used to input a first type calibration sequence and a second type calibration sequence to the DAC 12 to be calibrated. The difference between two adjacent values of the first type calibration sequence is less than a predetermined value. Threshold, the difference between two adjacent values of the second type calibration sequence is constantly changing. For further detailed description of the first type of calibration sequence and the second type of calibration sequence, please refer to the corresponding descriptions in the above method embodiments, and will not be described again here.
ADC13与待校准DAC12的输出端连接，用于将待校准DAC12对应于第一类型校准序列输出的模拟信号转换为第一数字信号，将待校准DAC12对应于第二类型校准序列输出的模拟信号转换为第二数字信号，并将第一数字信号和第二数字信号发送至控制器11。The ADC13 is connected to the output end of the DAC12 to be calibrated, and is used to convert the analog signal output by the DAC12 to be calibrated corresponding to the first type calibration sequence into a first digital signal, and convert the analog signal output by the DAC12 to be calibrated corresponding to the second type calibration sequence. is the second digital signal, and sends the first digital signal and the second digital signal to the controller 11 .
控制器11还用于根据第一类型校准序列的各个数值和第一数字信号的各个数值之间的第一差值得到静态误差，并且根据第二类型校准序列的各个数值、第二数字信号的各个数值以及对应的静态误差之间的第二差值得到动态误差。关于静态误差和动态误差的进一步详细描述可以参见上文方法实施例中的相应描述，此处不再赘述。The controller 11 is also configured to obtain a static error according to a first difference between each value of the first type calibration sequence and each value of the first digital signal, and according to each value of the second type calibration sequence, the second digital signal The second difference between the individual values and the corresponding static error results in the dynamic error. For further detailed description of static errors and dynamic errors, please refer to the corresponding descriptions in the above method embodiments, and will not be described again here.
在本发明实施例的数模转换器校准装置中，利用控制器11向待校准DAC12输出第一类型校准序列来得到静态误差，利用控制器11向待校准DAC12输出第二类型校准序列来得到动态误差，分别采用不同针对性的校准序列来得到静态和动态误差，从而使得DAC得到准确的模拟输出值，能够满足高精度数模转换应用场景的需求。In the digital-to-analog converter calibration device of the embodiment of the present invention, the controller 11 is used to output the first type calibration sequence to the DAC 12 to be calibrated to obtain the static error, and the controller 11 is used to output the second type calibration sequence to the DAC 12 to be calibrated to obtain the dynamic error. Error, different targeted calibration sequences are used to obtain static and dynamic errors, so that the DAC can obtain accurate analog output values, which can meet the needs of high-precision digital-to-analog conversion application scenarios.
如上文所述，对于分辨率较高的显示设备，尤其是微显示设备，受制于视频接口带宽，往往会将像素阵列分为两块甚至更多块，各块像素阵列用单独的DAC来做像素数据的数模转换，因此需要对多个DAC进行校准。为满足此要求，本发明另一实施例提供了一种数模转换器校准装置，如图6所示，该数模转换器校准装置可以包括控制器21、多路选择器（MUX）24和ADC23。As mentioned above, for display devices with higher resolution, especially micro-display devices, the pixel array is often divided into two or more blocks due to the bandwidth of the video interface, and each pixel array is processed by a separate DAC. Digital-to-analog conversion of pixel data, thus requiring calibration of multiple DACs. In order to meet this requirement, another embodiment of the present invention provides a digital-to-analog converter calibration device, as shown in Figure 6. The digital-to-analog converter calibration device may include a controller 21, a multiplexer (MUX) 24 and ADC23.
控制器21与多个待校准DAC（22a，22b）的输入端连接，用于分别向各个待校准DAC输入第一类型校准序列和第二类型校准序列，第一类型校准序列的相邻两个数值之间的差值小于预定阈值，第二类型校准序列的相邻两个数值之间的差值不断变化。为简化起见，图6的示例中仅示出了两个待校准DAC22a和22b，本领域技术人员应当理解，更多个待校准DAC也是可行的。控制器21可以向各个待校准DAC输入相同数字信号，也可以输入不同数字信号。当然，为了使得各个待校准DAC的一致性更好，在一些可选实施方式中，控制器21向各个待校准DAC输入相同数字信号，也即控制器21向各个待校准DAC输入相同的第一类型校准序列和相同的第二类型校准序列。关于第一类型校准序列和第二类型校准序列的进一步详细描述可以参见上文方法实施例中的相应描述，此处不再赘述。The controller 21 is connected to the input terminals of a plurality of DACs (22a, 22b) to be calibrated, and is used to input a first type calibration sequence and a second type calibration sequence to each DAC to be calibrated respectively. Two adjacent ones of the first type calibration sequence The difference between the values is less than the predetermined threshold, and the difference between two adjacent values of the second type calibration sequence continuously changes. For the sake of simplicity, only two DACs 22a and 22b to be calibrated are shown in the example of FIG. 6, and those skilled in the art will understand that more DACs to be calibrated are also feasible. The controller 21 may input the same digital signal to each DAC to be calibrated, or may input different digital signals. Of course, in order to make the consistency of each DAC to be calibrated better, in some optional implementations, the controller 21 inputs the same digital signal to each DAC to be calibrated, that is, the controller 21 inputs the same first digital signal to each DAC to be calibrated. type calibration sequence and the same second type calibration sequence. For further detailed description of the first type of calibration sequence and the second type of calibration sequence, please refer to the corresponding descriptions in the above method embodiments, and will not be described again here.
多路选择器（MUX）24的输入端分别与各个待校准DAC（22a，22b）的输出端连接，多路选择器（MUX）24的输出端与ADC23的输入端连接。也即ADC23通过多路选择器（MUX）24与各个待校准DAC的输出端连接。控制器21还用于向多路选择器（MUX）24的选通控制端发送选通控制信号，控制多路选择器（MUX）24按预定顺序选择各个待校准DAC向ADC23输出。也即ADC23按照预定顺序接收各个待校准DAC输出的模拟信号，并将所接收到的模拟信号转换为数字信号。The input terminal of the multiplexer (MUX) 24 is connected to the output terminal of each DAC (22a, 22b) to be calibrated respectively, and the output terminal of the multiplexer (MUX) 24 is connected to the input terminal of the ADC23. That is, the ADC 23 is connected to the output end of each DAC to be calibrated through the multiplexer (MUX) 24 . The controller 21 is also used to send a gating control signal to the gating control terminal of the multiplexer (MUX) 24, and control the multiplexer (MUX) 24 to select each DAC to be calibrated in a predetermined order and output it to the ADC 23. That is, ADC23 receives the analog signals output by each DAC to be calibrated in a predetermined order, and converts the received analog signals into digital signals.
ADC23通过多路选择器（MUX）24与各个待校准DAC的输出端连接，用于将各个待校准DAC对应于第一类型校准序列输出的模拟信号转换为第一数字信号，将待校准DAC对应于第二类型校准序列输出的模拟信号转换为第二数字信号，并将第一数字信号和第二数字信号发送至所述控制器。The ADC 23 is connected to the output end of each DAC to be calibrated through a multiplexer (MUX) 24, and is used to convert the analog signal output by each DAC to be calibrated corresponding to the first type calibration sequence into a first digital signal, and convert the DAC to be calibrated corresponding to The analog signal output in the second type calibration sequence is converted into a second digital signal, and the first digital signal and the second digital signal are sent to the controller.
控制器21还用于根据第一类型校准序列的各个数值和第一数字信号的各个数值之间的第一差值得到对应的待校准DAC的静态误差，并且根据第二类型校准序列的各个数值、第二数字信号的各个数值以及对应的静态误差之间的第二差值得到对应的待校准DAC的动态误差。例如，控制器21选通待校准DAC22a输出时，此时得到待校准DAC22a的静态误差或动态误差，并将其存储至对应于待校准DAC22a的静态或动态误差表中；控制器21选通待校准DAC22b输出时，此时得到待校准DAC22b的静态误差或动态误差，并将其存储至对应于待校准DAC22b的静态或动态误差表中。关于静态误差和动态误差的进一步详细描述可以参见上文方法实施例中的相应描述，此处不再赘述。The controller 21 is also used to obtain the static error of the corresponding DAC to be calibrated according to the first difference between each value of the first type calibration sequence and each value of the first digital signal, and to obtain the static error of the corresponding DAC according to each value of the second type calibration sequence. , the second difference between each value of the second digital signal and the corresponding static error obtains the corresponding dynamic error of the DAC to be calibrated. For example, when the controller 21 strobes the output of the DAC 22a to be calibrated, the static error or dynamic error of the DAC 22a to be calibrated is obtained, and is stored in the static or dynamic error table corresponding to the DAC 22a to be calibrated; the controller 21 strobes the output of the DAC 22a to be calibrated. When calibrating the output of DAC22b, the static error or dynamic error of the DAC22b to be calibrated is obtained and stored in the static or dynamic error table corresponding to the DAC22b to be calibrated. For further detailed description of static errors and dynamic errors, please refer to the corresponding descriptions in the above method embodiments, and will not be described again here.
与前一实施例不同的是，本实施例中的数模转换器校准装置能够同时对多个待校准DAC进行校准，能够满足分辨率较高的显示设备，尤其是微显示设备的应用场景需求。Different from the previous embodiment, the digital-to-analog converter calibration device in this embodiment can calibrate multiple DACs to be calibrated at the same time, which can meet the application scenario requirements of display devices with higher resolution, especially micro-display devices. .
相应地，本发明实施例还提供了一种显示设备，该显示设备例如可以为高分辨率的微显示设备，如图7所示，该显示设备可以包括像素阵列31、至少一个DAC以及数模转换器校准装置32。Correspondingly, embodiments of the present invention also provide a display device. The display device may be, for example, a high-resolution micro-display device. As shown in FIG. 7 , the display device may include a pixel array 31, at least one DAC and a digital-to-analog Converter calibration device 32.
像素阵列31被划分为至少一个像素子阵列，图7中示出了n个像素子阵列，n大于或等于1。The pixel array 31 is divided into at least one pixel sub-array, n pixel sub-arrays are shown in FIG. 7 , n is greater than or equal to 1.
各个DAC与各个像素子阵列一一对应，用于接收数字信号并转换为模拟信号输出至对应的像素子阵列，图7中示出了n个DAC分别与n个像素子阵列对应连接。Each DAC corresponds to each pixel sub-array one-to-one, and is used to receive digital signals and convert them into analog signals for output to the corresponding pixel sub-arrays. Figure 7 shows that n DACs are connected to n pixel sub-arrays correspondingly.
数模转换器校准装置32用于对各个DAC输出的模拟信号进行校准，该数模转换器校准装置32例如可以是图2或图6所示的实施例中的数模转换器校准装置。数模转换器校准装置32在得到各个DAC的动态误差和静态误差之后，即可以对各个DAC的模拟输出进行校准。具体来说，数模转换器32获取到各个DAC的当前输入数据时，根据当前输入数据在DAC1的静态误差表中查找对应的静态误差，并跟前一输入数据与当前输入数据之间的差值，在DAC1的动态误差表中查找对应的动态误差，然后向DAC1输入当前输入数据与查表得到的静态误差、动态误差的叠加值。对于DAC2、DAC3……、DACn都执行相同的操作，从而能够使得各个像素子阵列的显示效果一致，提高用户的使用体验。The digital-to-analog converter calibration device 32 is used to calibrate the analog signals output by each DAC. The digital-to-analog converter calibration device 32 may be, for example, the digital-to-analog converter calibration device in the embodiment shown in FIG. 2 or FIG. 6 . After obtaining the dynamic error and static error of each DAC, the digital-to-analog converter calibration device 32 can calibrate the analog output of each DAC. Specifically, when the digital-to-analog converter 32 obtains the current input data of each DAC, it searches for the corresponding static error in the static error table of DAC1 according to the current input data, and calculates the difference between the previous input data and the current input data. , find the corresponding dynamic error in the dynamic error table of DAC1, and then input the superposition value of the current input data and the static error and dynamic error obtained by looking up the table into DAC1. The same operation is performed for DAC2, DAC3..., and DACn, so that the display effect of each pixel sub-array can be consistent and the user experience can be improved.
虽然结合附图描述了本发明的实施例，但是本领域技术人员可以在不脱离本发明的精神和范围的情况下作出各种修改和变型，这样的修改和变型均落入由所附权利要求所限定的范围之内。Although the embodiments of the present invention have been described in conjunction with the accompanying drawings, those skilled in the art can make various modifications and variations without departing from the spirit and scope of the invention. Such modifications and variations are covered by the appended claims. within the limited scope.
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311116693.6ACN116846393B (en) | 2023-09-01 | 2023-09-01 | Digital-to-analog converter calibration method and device and display equipment |
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311116693.6ACN116846393B (en) | 2023-09-01 | 2023-09-01 | Digital-to-analog converter calibration method and device and display equipment |
| Publication Number | Publication Date |
|---|---|
| CN116846393A CN116846393A (en) | 2023-10-03 |
| CN116846393Btrue CN116846393B (en) | 2023-11-28 |
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311116693.6AActiveCN116846393B (en) | 2023-09-01 | 2023-09-01 | Digital-to-analog converter calibration method and device and display equipment |
| Country | Link |
|---|---|
| CN (1) | CN116846393B (en) |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN118890046B (en)* | 2024-06-12 | 2024-12-31 | 合肥磐芯电子有限公司 | A calibration method for digital-to-analog converter |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3215519A1 (en)* | 1981-04-27 | 1982-11-11 | Hitachi, Ltd., Tokyo | Digital/analog converter and/or analog/digital converter |
| CN1806389A (en)* | 2003-06-18 | 2006-07-19 | 皇家飞利浦电子股份有限公司 | Digital to analog converter |
| CN101388667A (en)* | 2007-09-14 | 2009-03-18 | 瑞昱半导体股份有限公司 | Self-calibrated digital-to-analog converter and method thereof |
| CN106324479A (en)* | 2016-08-11 | 2017-01-11 | 上海东软载波微电子有限公司 | Chip calibration method and circuit, and chip |
| CN107342769A (en)* | 2016-05-02 | 2017-11-10 | 美国亚德诺半导体公司 | For calibrating the delta sigma pattern of digital analog converter |
| CN108900195A (en)* | 2018-07-03 | 2018-11-27 | 清华大学深圳研究生院 | Oversampling analog-to-digital converter and its feedback digital analog converter dynamic error calibration method |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20100073207A1 (en)* | 2008-09-22 | 2010-03-25 | Texas Instruments Incorporated | Delta-Sigma Analog-to-Digital Converters and Methods to Calibrate Delta-Sigma Analog-to-Digital Converters |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3215519A1 (en)* | 1981-04-27 | 1982-11-11 | Hitachi, Ltd., Tokyo | Digital/analog converter and/or analog/digital converter |
| CN1806389A (en)* | 2003-06-18 | 2006-07-19 | 皇家飞利浦电子股份有限公司 | Digital to analog converter |
| CN101388667A (en)* | 2007-09-14 | 2009-03-18 | 瑞昱半导体股份有限公司 | Self-calibrated digital-to-analog converter and method thereof |
| CN107342769A (en)* | 2016-05-02 | 2017-11-10 | 美国亚德诺半导体公司 | For calibrating the delta sigma pattern of digital analog converter |
| CN106324479A (en)* | 2016-08-11 | 2017-01-11 | 上海东软载波微电子有限公司 | Chip calibration method and circuit, and chip |
| CN108900195A (en)* | 2018-07-03 | 2018-11-27 | 清华大学深圳研究生院 | Oversampling analog-to-digital converter and its feedback digital analog converter dynamic error calibration method |
| Publication number | Publication date |
|---|---|
| CN116846393A (en) | 2023-10-03 |
| Publication | Publication Date | Title |
|---|---|---|
| US8093543B2 (en) | Voltage generator circuit having a resistor ladder circuit and a switch control circuit allowing a variation of the slope of a given ramp wave, digital-to-analog converter, ramp generator circuit, analog-to-digital converter, image sensor system, and method for generating voltage | |
| US8223044B2 (en) | INL correction circuitry and method for SAR ADC | |
| US7312740B2 (en) | Current steering digital-to-analog converter | |
| US7068201B1 (en) | Digital-to-analog converter | |
| CN101595643B (en) | Digital-to-analog converter and method for calibrating the digital-to-analog converter | |
| CN116846393B (en) | Digital-to-analog converter calibration method and device and display equipment | |
| JP6478467B2 (en) | Imaging device, driving method of imaging device, and imaging system | |
| US20110148680A1 (en) | Digital-analog converting apparatus and test apparatus | |
| US20140167988A1 (en) | Digital-to-analog converter (dac) circuit and weight error estimation/calibration method thereof | |
| TWI442710B (en) | Signal processing unit and self-calibration digital-to-analog converting method thereof | |
| JP6021626B2 (en) | Imaging device driving method, imaging device, and imaging system | |
| TW200922155A (en) | Digital-to-analog converter calibration for multi-bit analog-to-digital converters | |
| CN102811058B (en) | Signal processing system and its self-calibrating digital-to-analog conversion method | |
| CN110635788A (en) | Image sensor circuit and ramp signal generating circuit therein | |
| WO1992000630A1 (en) | A/d or d/a converter, a/d and d/a converter system and a calibration method thereof | |
| JP4809450B2 (en) | Delta Sigma AD modulator | |
| JP2021033281A (en) | Method and system for compensating characteristics of display | |
| US9496883B1 (en) | Chip and calibration method thereof | |
| US20070153021A1 (en) | Data converting circuit and display apparatus using the same | |
| JP2012191412A (en) | Apparatus and method for testing a/d converter | |
| Zeng et al. | New calibration technique for current-steering DACs | |
| CN100542041C (en) | Multi-bit digital-to-analog converter and calibration method thereof, converter with multi-bit digital-to-analog converter | |
| JP2000307424A (en) | Electronic circuit and liquid crystal display device using the same | |
| US20080170157A1 (en) | Closed Loop DAC Calibration | |
| US6337646B1 (en) | Digital to analog converter with nonlinear error compensation |
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | Effective date of registration:20250308 Address after:8428, 4th Floor, Building 1, 338 Cross Gate Avenue, Hengqin New District, Zhuhai City, Guangdong Province, 519030 Patentee after:Guangdong Hengqin Digital Optoelectronic Semiconductor Technology Co.,Ltd. Country or region after:China Address before:Room 2006, 2nd Floor, Building 5, No. 2 Wanhong West Street, Chaoyang District, Beijing 100015 Patentee before:Beijing Digital Optical Core Integrated Circuit Design Co.,Ltd. Country or region before:China | |
| TR01 | Transfer of patent right |