

技术领域technical field
本发明涉及接口电路领域,尤其涉及应用于手机射频前端的一种协议转换电路和测试设备。The invention relates to the field of interface circuits, in particular to a protocol conversion circuit and testing equipment applied to the radio frequency front end of mobile phones.
背景技术Background technique
目前,移动通信技术的发展,手机射频芯片应用越来越广泛。手机射频芯片的功能测试为其中重要的芯片测试功能,其中,MIPI-RFFE接口用于控制手机射频前端器件的正常工作,MIPI-RFFE接口为其中重要的测试部件。At present, with the development of mobile communication technology, mobile phone RF chips are more and more widely used. The function test of mobile phone RF chip is an important chip test function, among which, the MIPI-RFFE interface is used to control the normal operation of mobile phone RF front-end devices, and the MIPI-RFFE interface is an important test component.
相关技术的MIPI-RFFE接口一般采用专用的芯片产生相应的控制命令,实现对手机射频芯片的控制,进而测试手机射频芯片的功能。The MIPI-RFFE interface of the related art generally uses a dedicated chip to generate corresponding control commands to realize the control of the radio frequency chip of the mobile phone, and then test the function of the radio frequency chip of the mobile phone.
然而,相关技术的MIPI-RFFE接口的专用的芯片需要定制测试板,该芯片电路复杂且成本高,并且不易于在测试中进行动态调整测试命令,测试过程不易开发。However, the dedicated chip for the MIPI-RFFE interface in the related art needs a customized test board, the circuit of the chip is complex and the cost is high, and it is not easy to dynamically adjust the test command during the test, and the test process is not easy to develop.
因此,实有必要提供一种新的电路和设备解决上述问题。Therefore, it is necessary to provide a new circuit and device to solve the above problems.
发明内容Contents of the invention
针对以上现有技术的不足,本发明提出一种电路结构简单且易于测试的协议转换电路和测试设备。Aiming at the above deficiencies in the prior art, the present invention proposes a protocol conversion circuit and testing equipment with a simple circuit structure and easy testing.
为了解决上述技术问题,第一方面,本发明的实施例提供了一种协议转换电路,所述协议转换为UART协议转MIPI-RFFE协议,所述协议转换电路包括收发电路模块、寄存器、接口电路模块以及控制电路模块;In order to solve the above-mentioned technical problems, in the first aspect, embodiments of the present invention provide a protocol conversion circuit, the protocol conversion is UART protocol to MIPI-RFFE protocol, and the protocol conversion circuit includes a transceiver circuit module, a register, and an interface circuit module and control circuit module;
所述收发电路模块用于与外部的计算机终端进行通信连接,以实现与所述计算机终端的串口软件数据通信;The transceiver circuit module is used to communicate with an external computer terminal to realize serial software data communication with the computer terminal;
所述寄存器用于存储数据,所述寄存器包括多个且分别与所述收发电路模块通信连接;The registers are used to store data, and the registers include multiple registers that are respectively connected in communication with the transceiver circuit modules;
所述接口电路模块用于产生MIPI-RFFE协议命令序列,所述接口电路模块包括多个并分别与外部的多个移动终端进行通信连接,以实现对多个所述移动终端进行访问和控制;The interface circuit module is used to generate the MIPI-RFFE protocol command sequence, and the interface circuit module includes a plurality of external mobile terminals for communicating with each other, so as to access and control the plurality of mobile terminals;
所述控制电路模块包括多个,每一所述控制电路模块与一个所述寄存器通信连接,且每一所述控制电路模块均与所有所述接口电路模块通信连接;所述控制电路模块用于控制所述收发电路模块的工作状态,根据所述工作状态产生UART读写命令,根据所述UART读写命令对多个所述寄存器进行读写操作,以实现所述计算机终端通过所述接口电路模块对所述移动终端进行访问和控制;The control circuit module includes multiple, each of the control circuit modules is communicatively connected to one of the registers, and each of the control circuit modules is communicatively connected to all the interface circuit modules; the control circuit module is used for Control the working state of the transceiver circuit module, generate UART read and write commands according to the working state, and perform read and write operations on a plurality of registers according to the UART read and write commands, so as to realize that the computer terminal passes through the interface circuit The module accesses and controls the mobile terminal;
所述收发电路模块的输入端作为所述协议转换电路的输入端,且所述收发电路模块的输入端用于连接所述计算机终端的串口软件输出端口;The input terminal of the transceiver circuit module is used as the input terminal of the protocol conversion circuit, and the input terminal of the transceiver circuit module is used to connect the serial port software output port of the computer terminal;
所述收发电路模块的输出端包括多个第一输出端和多个第二输出端;每一所述第一输出端连接于相应的一个所述寄存器的第一端;The output terminal of the transceiver circuit module includes a plurality of first output terminals and a plurality of second output terminals; each of the first output terminals is connected to a first terminal of a corresponding one of the registers;
每一所述第二输出端连接于相应的一个所述控制电路模块的第一输入端;Each of the second output terminals is connected to a corresponding first input terminal of one of the control circuit modules;
每一所述寄存器的第二端连接于相对应的一个所述控制电路模块的第二输入端,且每控制电路模块的输出端分别连接于多个所述接口电路模块的输入端;The second end of each register is connected to the second input end of a corresponding control circuit module, and the output end of each control circuit module is respectively connected to the input ends of a plurality of the interface circuit modules;
所述接口电路模块的输出端作为所述协议转换电路的输出端,且所述接口电路模块的输出端用于连接相对应的所述移动终端的数据接口。The output end of the interface circuit module is used as the output end of the protocol conversion circuit, and the output end of the interface circuit module is used to connect to the corresponding data interface of the mobile terminal.
优选的,所述收发电路模块包括UART时钟发生子模块、UART接收电路子模块以及UART发送电路子模块,Preferably, the transceiver circuit module includes a UART clock generation submodule, a UART receiving circuit submodule and a UART sending circuit submodule,
所述UART时钟发生子模块用于产生一个同步时钟;The UART clock generation submodule is used to generate a synchronous clock;
所述UART接收电路子模块与所述UART时钟发生子模块连接,用于将所述计算机终端的串口软件输出端口输入的数据信号通过所述同步时钟进行同步,并将同步后的数据信号发送至所述UART发送电路子模块;The UART receiving circuit submodule is connected with the UART clock generation submodule, and is used to synchronize the data signal input by the serial port software output port of the computer terminal through the synchronization clock, and send the synchronized data signal to The UART sending circuit submodule;
所述UART发送电路子模块用于将同步后的数据信号发送至与其连接的所述寄存器。The UART sending circuit submodule is used to send the synchronized data signal to the register connected thereto.
优选的,所述同步时钟的频率为9.6KHz,所述收发电路模块的UART波特率为9600bps。Preferably, the frequency of the synchronous clock is 9.6KHz, and the UART baud rate of the transceiver circuit module is 9600bps.
优选的,所述控制电路模块具体用于将所述UART读写命令中的读写地址进行译码并产生相应的地址片选信号;所述地址片选信号用于选择对应的所述寄存器,以实现对该寄存器写入或读出与所述读写地址相对应的数据。Preferably, the control circuit module is specifically used to decode the read-write address in the UART read-write command and generate a corresponding address chip select signal; the address chip select signal is used to select the corresponding register, To implement writing or reading data corresponding to the read-write address to the register.
优选的,所述UART读写命令包括读命令和写命令,Preferably, the UART read and write commands include read commands and write commands,
所述读命令包括依次排列的读命令开始序列、读命令对应的寄存器的读写地址以及由所述收发电路模块发送至所述控制电路模块的读数据,所述读命令开始序列设置于0XF5字段,所述读命令对应的寄存器的读写地址设置于0XF5字段的排序后一个字段,所述读数据设置于0XF5字段的排序后两个字段;The read command includes a sequentially arranged read command start sequence, the read-write address of the register corresponding to the read command, and the read data sent to the control circuit module by the transceiver circuit module, and the read command start sequence is set in the 0XF5 field , the read-write address of the register corresponding to the read command is set to one field after the sorting of the 0XF5 field, and the read data is set to the last two fields after the sorting of the 0XF5 field;
所述写命令包括依次排列的写命令开始序列、写命令对应的寄存器的读写地址以及写数据,所述写命令开始序列设置于0xFA字段,所述写命令对应的寄存器的读写地址设置于0xFA字段的排序后一个字段,所述写数据设置于0xFA字段的排序后两个字段。The write command includes the write command start sequence arranged in sequence, the read-write address of the register corresponding to the write command and the write data, the write command start sequence is set in the 0xFA field, and the read-write address of the register corresponding to the write command is set in The last field of the 0xFA field, the write data is set in the last two fields of the 0xFA field.
优选的,所述接口电路模块包括4个,所述控制电路模块包括4个,所述寄存器包括4个。Preferably, the interface circuit modules include four, the control circuit modules include four, and the registers include four.
优选的,所述MIPI-RFFE协议命令序列包括8种,所述MIPI-RFFE协议命令序列的数据可动态配置。Preferably, the MIPI-RFFE protocol command sequence includes 8 types, and the data of the MIPI-RFFE protocol command sequence can be dynamically configured.
第二方面,本发明的实施例提供了一种测试设备,所述测试设备包括如本发明实施例提供的上述协议转换电路。In a second aspect, an embodiment of the present invention provides a testing device, and the testing device includes the above-mentioned protocol conversion circuit provided by the embodiment of the present invention.
优选的,所述测试设备还包括现场可编程门阵列开发板,所述协议转换电路设置于所述现场可编程门阵列开发板。Preferably, the test equipment further includes a field programmable gate array development board, and the protocol conversion circuit is set on the field programmable gate array development board.
与相关技术相比,本发明的协议转换电路和测试设备通过收发电路模块与外部的计算机终端进行通信连接,通过寄存器存储数据;控制电路模块控制所述收发电路模块的工作状态;根据所述工作状态产生UART读写命令,根据所述UART读写命令对多个所述寄存器进行读写操作,以实现所述计算机终端通过所述接口电路模块对所述移动终端进行访问和控制;接口电路模块产生MIPI-RFFE协议命令序列,并与外部的多个移动终端进行通信连接,以实现对所述移动终端进行访问和控制。该协议转换电路的电路结构简单即可实现专门的MIPI-RFFE接口专用的芯片功能,并且可以通过接口电路模块产生MIPI-RFFE协议命令序列实现测试功能调整,从而使得本发明的协议转换电路和测试设备易于测试。Compared with related technologies, the protocol conversion circuit and test equipment of the present invention communicate with external computer terminals through the transceiver circuit module, and store data through registers; the control circuit module controls the working state of the transceiver circuit module; according to the work The state generates a UART read and write command, and reads and writes a plurality of registers according to the UART read and write command, so as to realize that the computer terminal accesses and controls the mobile terminal through the interface circuit module; the interface circuit module Generate a MIPI-RFFE protocol command sequence, and communicate with multiple external mobile terminals, so as to implement access and control to the mobile terminals. The circuit structure of this protocol conversion circuit is simple and can realize the chip function dedicated to the special MIPI-RFFE interface, and can generate the MIPI-RFFE protocol command sequence to realize the test function adjustment through the interface circuit module, thereby making the protocol conversion circuit and test of the present invention The device is easy to test.
附图说明Description of drawings
下面结合附图详细说明本发明。通过结合以下附图所作的详细描述,本发明的上述或其他方面的内容将变得更清楚和更容易理解。附图中,The present invention will be described in detail below in conjunction with the accompanying drawings. The content of the above or other aspects of the present invention will become clearer and easier to understand through the detailed description in conjunction with the following drawings. In the attached picture,
图1为本实用实施例的协议转换电路的应用电路结构图;Fig. 1 is the application circuit structural diagram of the protocol conversion circuit of the present practical embodiment;
图2为本实用实施例的协议转换电路的收发电路模块的电路结构图。Fig. 2 is a circuit structure diagram of the transceiver circuit module of the protocol conversion circuit of the present practical embodiment.
具体实施方式Detailed ways
下面结合附图详细说明本发明的具体实施方式。Specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.
在此记载的具体实施方式/实施例为本发明的特定的具体实施方式,用于说明本发明的构思,均是解释性和示例性的,不应解释为对本发明实施方式及本发明范围的限制。除在此记载的实施例外,本领域技术人员还能够基于本申请权利要求书和说明书所公开的内容采用显而易见的其它技术方案,这些技术方案包括采用对在此记载的实施例的做出任何显而易见的替换和修改的技术方案,都在本发明的保护范围之内。The specific implementations/examples described here are specific specific implementations of the present invention, and are used to illustrate the concept of the present invention. limit. In addition to the embodiments described here, those skilled in the art can also adopt other obvious technical solutions based on the claims of the application and the contents disclosed in the description, and these technical solutions include adopting any obvious changes made to the embodiments described here. The replacement and modified technical solutions are all within the protection scope of the present invention.
本发明提供一种协议转换电路100。所述协议转换为UART协议转MIPI-RFFE协议。UART协议为应用于计算机终端的协议。MIPI-RFFE协议为应用于手机射频前端接口的协议。请参考图1所示,图1为本实用实施例的新型协议转换电路100的应用电路结构图。The present invention provides a
所述协议转换电路100包括收发电路模块1、寄存器2、接口电路模块3以及控制电路模块4。The
所述收发电路模块1用于与外部的计算机终端PC进行通信连接,以实现与所述计算机终端PC的串口软件数据通信。The
请参考图2所示,图2为本实用实施例的协议转换电路100的收发电路模块1的电路结构图。具体的,所述收发电路模块1包括UART时钟发生子模块11、UART接收电路子模块12以及UART发送电路子模块13。Please refer to FIG. 2 , which is a circuit structure diagram of the
所述UART时钟发生子模块11用于产生一个同步时钟。The UART clock generation sub-module 11 is used to generate a synchronous clock.
所述UART接收电路子模块12与所述UART时钟发生子模块11连接,用于将所述计算机终端PC的串口软件输出端口输入的数据信号通过所述同步时钟进行同步,并将同步后的数据信号发送至所述UART发送电路子模块13。The UART receiving circuit submodule 12 is connected with the UART clock generation submodule 11, and is used to synchronize the data signal input by the serial port software output port of the computer terminal PC through the synchronous clock, and the synchronized data The signal is sent to the UART sending circuit sub-module 13.
本实施方式中,所述同步时钟的频率为9.6KHz,所述收发电路模块1的UART波特率为9600bps。所述同步时钟和UART波特率的分别设置为9.6KHz和9600bps,可以使得所述收发电路模块1在功耗小的情况下,电路效率高。In this embodiment, the frequency of the synchronous clock is 9.6KHz, and the UART baud rate of the
所述UART发送电路子模块13用于将同步后的数据信号发送至与其连接的所述寄存器2。The UART sending circuit sub-module 13 is used to send the synchronized data signal to the
所述寄存器2用于存储数据。所述寄存器2包括多个且分别与所述收发电路模块1通信连接。The
本发明中,多个指的是排除了一个的情况,即多个是指两个或两个以上。In the present invention, a plurality refers to excluding one, that is, a plurality refers to two or more.
所述接口电路模块3用于产生MIPI-RFFE协议命令序列,所述接口电路模块3包括多个并分别与外部的多个移动终端TM进行通信连接,以实现对多个所述移动终端TM进行访问和控制。所述MIPI-RFFE协议命令序列的数据可动态配置。通过接口电路模块3产生MIPI-RFFE协议命令序列实现测试功能调整,从而使得本发明的协议转换电路100易于测试。The
所述MIPI-RFFE协议命令序列包括8种。具体的,所述MIPI-RFFE协议命令序列包括Masked Write命令序列、Register 0Write命令序列、Register Write命令序列、RegisterRead命令序列、Extended Register Write命令序列、Extended Register Read命令序列、Extended Register Write Long命令序列以及Extended Register Read Long命令序列。The MIPI-RFFE protocol command sequence includes 8 types. Specifically, the MIPI-RFFE protocol command sequence includes a Masked Write command sequence, a Register 0Write command sequence, a Register Write command sequence, a RegisterRead command sequence, an Extended Register Write command sequence, an Extended Register Read command sequence, an Extended Register Write Long command sequence, and Extended Register Read Long command sequence.
所述控制电路模块4用于控制所述收发电路模块1的工作状态,根据所述工作状态产生UART读写命令,根据所述UART读写命令对多个所述寄存器2进行读写操作,以实现所述计算机终端PC通过所述接口电路模块3对所述移动终端TM进行访问和控制。The control circuit module 4 is used to control the working state of the
所述控制电路模块4包括多个,每一所述控制电路模块4与一个所述寄存器2通信连接,且每一所述控制电路模块4均与所有所述接口电路模块3通信连接。The control circuit modules 4 include multiple ones, each of the control circuit modules 4 is communicatively connected to one of the
所述控制电路模块4具体用于将所述UART读写命令中的读写地址进行译码并产生相应的地址片选信号;所述地址片选信号用于选择对应的所述寄存器2,以实现对该寄存器2写入或读出与所述读写地址相对应的数据。The control circuit module 4 is specifically used to decode the read-write address in the UART read-write command and generate a corresponding address chip select signal; the address chip select signal is used to select the
其中,所述UART读写命令包括读命令和写命令。Wherein, the UART read and write commands include read commands and write commands.
所述读命令包括依次排列的读命令开始序列、读命令对应的寄存器2的读写地址以及由所述收发电路模块1发送至所述控制电路模块4的读数据,所述读命令开始序列设置于0XF5字段,所述读命令对应的寄存器2的读写地址设置于0XF5字段的排序后一个字段,所述读数据设置于0XF5字段的排序后两个字段。The read command includes a sequentially arranged read command start sequence, the read-write address of the
本发明的协议转换电路100在所述读命令的电路工作为:
当协议转换电路100接收到一个数据为0xF5时,则表示进入读命令序列;协议转换电路100再次接收到一个数据,这个数据则是此次读命令的读地址数据;协议转换电路100会发一个要读取的数据,这个数据则是此次读命令的读数据。其中,此电路工作在52M时钟域。When the
所述写命令包括依次排列的写命令开始序列、写命令对应的寄存器2的读写地址以及写数据,所述写命令开始序列设置于0xFA字段,所述写命令对应的寄存器2的读写地址设置于0xFA字段的排序后一个字段,所述写数据设置于0xFA字段的排序后两个字段。The write command includes the write command start sequence arranged in sequence, the read-write address of the
本发明的协议转换电路100在所述写命令的电路工作为:当协议转换电路100接收到一个数据为0xFA时,则表示进入写命令序列;协议转换电路100再次接收到一个数据,这个数据则是此次写命令的写地址数据;协议转换电路100再次接收到一个数据,这个数据则是此次写命令的写数据。此电路工作在52M时钟域。The
所述UART读写命令中规定了外部的所述计算机终端PC的串口软件必须按照所述读命令和所述写命令的序列对MIPI-RFFE控制寄存器进行读写,进而完成所述接口电路模块3的MIPI-RFFE协议命令序列输出外部的多个移动终端TM。The UART read and write command stipulates that the serial port software of the external computer terminal PC must read and write the MIPI-RFFE control register according to the sequence of the read command and the write command, and then complete the
其中,所述计算机终端PC的串口软件python软件实现,调用第三方serial库作为UART串口通信。具体的技术方式为创建一个data.txt文本来存储即将要发送的MIPI-RFFE协议命令序列。MIPI-RFFE协议通信过程具体信号在软件运行完毕后存储在out1.txt文本中。Wherein, the serial port software of the computer terminal PC is realized by python software, and a third-party serial library is called as UART serial port communication. The specific technical method is to create a data.txt text to store the MIPI-RFFE protocol command sequence to be sent. The specific signals of the MIPI-RFFE protocol communication process are stored in the out1.txt text after the software runs.
所述控制电路模块4通过控制所述寄存器2的寄存器值。当所述寄存器2中设置为命令寄存器值发生改变时,所述接口电路模块3开始向移动终端TM发送所述,MIPI-RFFE协议命令序列,从而实现对所述移动终端TM进行访问和控制。该工作过程使得协议转换电路100实现转换电路的功能,实现对所述移动终端TM的测试。The control circuit module 4 controls the register value of the
需要指出的是,本发明采用的电路模块1、寄存器2、接口电路模块3以及控制电路模块4均采用本领域常用的电路模块和元器件,其中,电路模块1、寄存器2、接口电路模块3以及控制电路模块4实现的逻辑存在自带的程序逻辑,但这些程序都是器件本身自带的现有程序,这些现有程序使用时只需要将程序的参数进行初始设置即可,但使用者不需要对程序的改动和调整在此,不作详细赘述。It should be pointed out that the
所述协议转换电路100的电路连接关系为:The circuit connection relationship of the
所述收发电路模块1的输入端作为所述协议转换电路100的输入端,且所述收发电路模块1的输入端用于连接所述计算机终端PC的串口软件输出端口。The input terminal of the
所述收发电路模块1的输出端包括多个第一输出端和多个第二输出端。每一所述第一输出端连接于相应的一个所述寄存器2的第一端。The output terminals of the
每一所述第二输出端连接于相应的一个所述控制电路模块4的第一输入端。Each of the second output terminals is connected to a corresponding first input terminal of one of the control circuit modules 4 .
每一所述寄存器2的第二端连接于相对应的一个所述控制电路模块4的第二输入端,且每控制电路模块4的输出端分别连接于多个所述接口电路模块3的输入端。The second end of each
所述接口电路模块3的输出端作为所述协议转换电路100的输出端,且所述接口电路模块3的输出端用于连接相对应的所述移动终端TM的数据接口。The output end of the
由上电路结构可得出:本发明的协议转换电路100的电路结构简单。即协议转换电路100可实现专门的MIPI-RFFE接口专用的芯片功能,从而不需要采用专门的MIPI-RFFE接口专用的芯片,该技术方案电路简单,成本较低。更优的是可以根据测试的实际需要进行对各个电路模块进行优化,而不受到专用的芯片的功能和性能限制,用途更广。It can be concluded from the above circuit structure that the
本实施方式中,所述接口电路模块3包括4个,所述控制电路模块4包括4个,所述寄存器2包括4个。也就是说,协议转换电路100支持4个移动终端TM连接用于测试。当然,不限于此,所述接口电路模块3、所述控制电路模块4以及所述寄存器2的个数不限于此。可以根据实际测试需要进行配置各个模块的个数。In this embodiment, the
本发明还提供一种测试设备,所述测试设备包括所述协议转换电路100。The present invention also provides a testing device, which includes the
其中,所述测试设备采用现场可编程门阵列(Field Programmable Gate Array,简称FPGA)开发板实现。具体的,所述测试设备还包括现场可编程门阵列开发板。所述协议转换电路100设置于所述现场可编程门阵列开发板。所述现场可编程门阵列开发板包括现场可编程门阵列FPGA。本实施方式中,采用的现场可编程门阵列FPGA为黑金ALTERA系列的AX515型号。现场可编程门阵列FPGA是作为专用集成电路(ASIC)领域中的一种半定制电路而出现的,既解决了定制电路的不足,又克服了原有可编程器件门电路数有限的缺点。所述测试设备采用现场可编程门阵列FPGA开发和实现所述协议转换电路100,有利于测试的开发和操作。Wherein, the test equipment is realized by using a Field Programmable Gate Array (Field Programmable Gate Array, FPGA for short) development board. Specifically, the test equipment also includes a field programmable gate array development board. The
与相关技术相比,本发明的协议转换电路和测试设备通过收发电路模块与外部的计算机终端进行数据连接,通过寄存器存储数据;控制电路模块控制所述收发电路模块的工作状态;根据所述工作状态产生UART读写命令,根据所述UART读写命令对多个所述寄存器进行读写操作,以实现所述计算机终端通过所述接口电路模块对所述移动终端进行访问和控制;接口电路模块产生MIPI-RFFE协议命令序列,并与外部的多个移动终端进行数据连接,以实现对所述移动终端进行访问和控制。该协议转换电路的电路结构简单即可实现专门的MIPI-RFFE接口专用的芯片功能,并且可以通过接口电路模块产生MIPI-RFFE协议命令序列实现测试功能调整,从而使得本发明的协议转换电路和测试设备易于测试。Compared with related technologies, the protocol conversion circuit and test equipment of the present invention are connected with external computer terminals through the transceiver circuit module, and store data through registers; the control circuit module controls the working state of the transceiver circuit module; according to the work The state generates a UART read and write command, and reads and writes a plurality of registers according to the UART read and write command, so as to realize that the computer terminal accesses and controls the mobile terminal through the interface circuit module; the interface circuit module Generate a MIPI-RFFE protocol command sequence, and perform data connection with multiple external mobile terminals, so as to realize access and control to the mobile terminals. The circuit structure of this protocol conversion circuit is simple and can realize the chip function dedicated to the special MIPI-RFFE interface, and can generate the MIPI-RFFE protocol command sequence to realize the test function adjustment through the interface circuit module, thereby making the protocol conversion circuit and test of the present invention The device is easy to test.
需要说明的是,以上参照附图所描述的各个实施例仅用以说明本发明而非限制本发明的范围,本领域的普通技术人员应当理解,在不脱离本发明的精神和范围的前提下对本发明进行的修改或者等同替换,均应涵盖在本发明的范围之内。此外,除上下文另有所指外,以单数形式出现的词包括复数形式,反之亦然。另外,除非特别说明,那么任何实施例的全部或一部分可结合任何其它实施例的全部或一部分来使用。It should be noted that the various embodiments described above with reference to the accompanying drawings are only used to illustrate the present invention rather than limit the scope of the present invention. Those of ordinary skill in the art should understand that without departing from the spirit and scope of the present invention Any modifications or equivalent replacements made to the present invention shall fall within the scope of the present invention. Further, words appearing in the singular include the plural and vice versa unless the context otherwise requires. Additionally, all or a portion of any embodiment may be utilized with all or a portion of any other embodiment, unless stated otherwise.
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111545978.2ACN114244909B (en) | 2021-12-16 | 2021-12-16 | Protocol conversion circuit and related device |
| PCT/CN2022/132869WO2023109429A1 (en) | 2021-12-16 | 2022-11-18 | Protocol conversion circuit and related device |
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111545978.2ACN114244909B (en) | 2021-12-16 | 2021-12-16 | Protocol conversion circuit and related device |
| Publication Number | Publication Date |
|---|---|
| CN114244909A CN114244909A (en) | 2022-03-25 |
| CN114244909Btrue CN114244909B (en) | 2023-05-02 |
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111545978.2AActiveCN114244909B (en) | 2021-12-16 | 2021-12-16 | Protocol conversion circuit and related device |
| Country | Link |
|---|---|
| CN (1) | CN114244909B (en) |
| WO (1) | WO2023109429A1 (en) |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114244909B (en)* | 2021-12-16 | 2023-05-02 | 深圳飞骧科技股份有限公司 | Protocol conversion circuit and related device |
| CN117956047B (en)* | 2024-03-25 | 2024-06-18 | 深圳飞骧科技股份有限公司 | Digital circuit and radio frequency device for multiple MIPI-RFFE interfaces |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6046676A (en)* | 1997-11-14 | 2000-04-04 | International Business Machines Corporation | Self powered electronic memory identification tag with dual communication ports |
| CN104636306A (en)* | 2015-03-10 | 2015-05-20 | 江苏联康电子有限公司 | RFFE main equipment port migration device and method based on single chip microcomputer |
| CN113676213A (en)* | 2021-08-12 | 2021-11-19 | Oppo广东移动通信有限公司 | Amplifier module, radio frequency system and communication equipment |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9609462B2 (en)* | 2014-03-28 | 2017-03-28 | Google Inc. | Facilitating radio frequency communications among environmental control system components |
| US10216689B2 (en)* | 2014-12-18 | 2019-02-26 | Intel Corporation | Coordinating multiple real-time functions of a peripheral over a synchronous serial bus |
| US20180357067A1 (en)* | 2017-06-09 | 2018-12-13 | Qualcomm Incorporated | In-band hardware reset for virtual general purpose input/output interface |
| CN107509033B (en)* | 2017-09-20 | 2020-12-01 | 中国科学院长春光学精密机械与物理研究所 | A remote sensing camera image real-time acquisition and processing system |
| US20190317911A1 (en)* | 2018-04-17 | 2019-10-17 | Qualcomm Incorporated | General purpose input output triggered interface message |
| CN210666764U (en)* | 2019-09-11 | 2020-06-02 | 广东高云半导体科技股份有限公司 | Communication equipment and communication device based on I3C bus |
| CN211982026U (en)* | 2020-06-05 | 2020-11-20 | 广东高云半导体科技股份有限公司 | Vehicle blind area monitoring circuit |
| CN114244909B (en)* | 2021-12-16 | 2023-05-02 | 深圳飞骧科技股份有限公司 | Protocol conversion circuit and related device |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6046676A (en)* | 1997-11-14 | 2000-04-04 | International Business Machines Corporation | Self powered electronic memory identification tag with dual communication ports |
| CN104636306A (en)* | 2015-03-10 | 2015-05-20 | 江苏联康电子有限公司 | RFFE main equipment port migration device and method based on single chip microcomputer |
| CN113676213A (en)* | 2021-08-12 | 2021-11-19 | Oppo广东移动通信有限公司 | Amplifier module, radio frequency system and communication equipment |
| Publication number | Publication date |
|---|---|
| WO2023109429A1 (en) | 2023-06-22 |
| CN114244909A (en) | 2022-03-25 |
| Publication | Publication Date | Title |
|---|---|---|
| CN114244909B (en) | Protocol conversion circuit and related device | |
| CN112463697B (en) | Clock mode switching server system | |
| WO2021129689A1 (en) | Data bit width conversion method and device | |
| CN100587653C (en) | High-speed Synchronous Peripheral Clock Phase Control Device in SOC System Processor Chip | |
| KR20190084755A (en) | Mobile device and interfacing method thereof | |
| CN104834620A (en) | SPI (serial peripheral interface) bus circuit, realization method and electronic equipment | |
| CN114003541B (en) | A universal IIC bus circuit and transmission method thereof | |
| CN113270137A (en) | DDR2 test method based on FPGA embedded soft core | |
| CN107066419B (en) | Scalable Adaptive N×N Channel Data Communication System | |
| CN112597097A (en) | ADC data acquisition card of PXIE interface, application method and medium thereof | |
| CN116386685B (en) | Semiconductor device and calibration method, device, storage medium and electronic device thereof | |
| CN108646172A (en) | A kind of apparatus for testing chip | |
| CN108933841A (en) | A kind of control method and device of radio-frequency front-end equipment | |
| CN112084736A (en) | USB3.0 physical layer transceiver based on FPGA | |
| CN117440068B (en) | Communication board, cascade communication protocol system, chip tester and communication method thereof | |
| CN105403786A (en) | System and method for testing radio frequency power amplifier in mobile terminal | |
| CN106776467A (en) | For the SPI FLASH control chips of order reception system | |
| US8510485B2 (en) | Low power digital interface | |
| CN220254495U (en) | IO interface replacement circuit and interface circuit thereof | |
| US11947484B2 (en) | Universal serial bus (USB) hub with host bridge function and control method thereof | |
| CN102882585A (en) | Data recording and playback device, system and method | |
| CN118554967A (en) | Radio frequency device and control signal transmission method | |
| CN109542815A (en) | A kind of high-speed d/a system and working method based on USB3.0 interface | |
| CN209265223U (en) | A serial/parallel conversion interface processing board supporting secondary development | |
| CN203071936U (en) | Data recording and playback device and system |
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right | Effective date of registration:20250604 Address after:518057 1601, building 1, shuimuyifang building, No. 286, Nanguang Road, dawangshan community, Nantou street, Nanshan District, Shenzhen, Guangdong Patentee after:Shenzhen Feiyu Technology Co.,Ltd. Country or region after:China Patentee after:SHANGHAI FEIXIANG ELECTRONIC TECHNOLOGY Co.,Ltd. Address before:518057 1601, building 1, shuimuyifang building, No. 286, Nanguang Road, dawangshan community, Nantou street, Nanshan District, Shenzhen, Guangdong Patentee before:Shenzhen Feiyu Technology Co.,Ltd. Country or region before:China |