Movatterモバイル変換


[0]ホーム

URL:


CN113225389A - Method and device for reverse network proxy server based on FPGA - Google Patents

Method and device for reverse network proxy server based on FPGA
Download PDF

Info

Publication number
CN113225389A
CN113225389ACN202110451398.0ACN202110451398ACN113225389ACN 113225389 ACN113225389 ACN 113225389ACN 202110451398 ACN202110451398 ACN 202110451398ACN 113225389 ACN113225389 ACN 113225389A
Authority
CN
China
Prior art keywords
fpga
hash value
proxy server
module
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110451398.0A
Other languages
Chinese (zh)
Inventor
左佳
方逸洲
赵中瑞
张青野
艾麦提
仇正豪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inesa R&d Center
Original Assignee
Inesa R&d Center
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inesa R&d CenterfiledCriticalInesa R&d Center
Priority to CN202110451398.0ApriorityCriticalpatent/CN113225389A/en
Publication of CN113225389ApublicationCriticalpatent/CN113225389A/en
Pendinglegal-statusCriticalCurrent

Links

Images

Classifications

Landscapes

Abstract

Translated fromChinese

本发明涉及一种基于FPGA的反向网络代理服务器的方法及装置,包括:由FPGA接收客户端发出的数据请求,基于访问地址进行Hash计算,得到第一Hash值;将第一Hash值与第二Hash值比较,当比较结果为相同则命中并进行静态数据响应,读取缓存中的数据产生响应报文以及空请求报文并经对应光口发出;当比较结果为不相同则未命中,基于其余参数进行Hash计算,得到第三Hash值;查找第三Hash值对应映射服务器的数量,若不为1则进行负载均衡,并经对应光口进行映射地址,产生请求及响应报文并发出;若为1则直接根据FPGA配置中的对应映射地址进行替换,产生请求及响应报文后并发出。同时本发明还提供用于方法的对应装置,具有物理层实现反向代理服务器,功耗低响应时间小等优点。

Figure 202110451398

The invention relates to a method and device for a reverse network proxy server based on FPGA, comprising: receiving a data request from a client by an FPGA, performing Hash calculation based on an access address, and obtaining a first Hash value; combining the first Hash value with the first Hash value Two Hash values are compared, when the comparison result is the same, it hits and performs a static data response, reads the data in the cache to generate a response message and an empty request message and sends it through the corresponding optical port; when the comparison result is not the same, it is a miss. Perform Hash calculation based on the remaining parameters to obtain the third Hash value; find the number of mapping servers corresponding to the third Hash value, if it is not 1, perform load balancing, and map addresses through the corresponding optical port, generate request and response packets and send them out ; If it is 1, it is directly replaced according to the corresponding mapping address in the FPGA configuration, and the request and response messages are generated and sent. At the same time, the present invention also provides a corresponding device for the method, which has the advantages of implementing a reverse proxy server at the physical layer, low power consumption, and short response time.

Figure 202110451398

Description

Method and device for reverse network proxy server based on FPGA
Technical Field
The invention relates to the technical field of internet, in particular to a method and a device of a reverse network proxy server based on an FPGA.
Background
With the development of the internet and the rapid expansion of network data, the performance requirements of network servers are rapidly increasing due to the massive network data.
The reverse proxy server plays an extremely important role in a network environment as the most front-end device in a server cluster in a network server, and the requirement on the pressure resistance of the network is particularly strict. Due to the nature of the CPU architecture, the network response speed is difficult to be qualitatively optimized, and the requirement on the CPU performance is high, which often requires high cost and resources.
Disclosure of Invention
The present invention is directed to a method and an apparatus for providing a reverse network proxy server based on FPGA to overcome the above-mentioned drawbacks of the prior art.
The purpose of the invention can be realized by the following technical scheme:
a method of a reverse network proxy server based on FPGA includes the following steps:
step 1: receiving a data request sent by a client from a corresponding optical port by the FPGA, and performing Hash calculation based on an access address in the data request to obtain a first Hash value;
step 2: comparing the first Hash value with a second Hash value in a memory, hitting and performing static data response when the comparison results are the same, reading data in a cache to generate a response message and an empty request message, and sending the response message and the empty request message through corresponding optical ports;
and step 3: when the comparison results are different, the data is not hit, Hash calculation is carried out based on other parameters in the data request, and a third Hash value is obtained;
and 4, step 4: searching the number of mapping servers corresponding to the third Hash value, if the number is not 1, carrying out load balancing, carrying out mapping addresses through corresponding optical ports, and generating and sending a request and response message after replacing corresponding data;
and 5: and if the number is 1, directly replacing according to the corresponding mapping address in the FPGA configuration, and generating and sending a request and response message after replacing the corresponding data.
Further, the step 1 further comprises: and starting a power supply, loading a pre-stored static resource from the flash memory by the FPGA from the DDR cache, and recording the Hash value, the first address and the length information of the address in the random access memory.
Further, in step 1, the receiving, by the FPGA, the data request sent by the client from the corresponding optical port, and performing Hash calculation based on the access address in the data request to obtain the first Hash value specifically includes: the FPGA receives a data request sent by a client from a corresponding optical port, extracts a source IP, a source port, a target IP, a target port, an access address and first address information of a head part in the data request, and carries out Hash calculation on the access address to obtain a first Hash value.
Further, the step 3 specifically includes: and when the comparison results are different, the data is not hit, and Hash calculation is carried out based on the target IP, the target port and the first address information in the data request to obtain a third Hash value.
Further, the load balancing process in step 4 includes the following sub-steps:
step 401: based on the source IP and the source port information in the data request, performing Hash calculation and Sum calculation to respectively obtain a fourth Hash value and a fourth Sum value;
step 402: and after dividing the fourth Sum value by the number of the mapping servers corresponding to the third Hash value, taking the remainder, and taking the remainder as an offset address to obtain a new IP address.
The invention also provides a device for the method of the reverse network proxy server based on the FPGA, which comprises a stabilized voltage supply, and an FPGA accelerator card, an LCD display module and a key control module which are connected with the stabilized voltage supply.
Further, the input voltage of the FPGA accelerator card is 220V mains supply.
Further, the working voltage of the FPGA accelerator card is 12V.
Furthermore, the FPGA accelerator card is internally provided with an FPGA main control chip, a multi-network-port network transceiving circuit module, a USB debugging circuit module, a FLASH storage module, a DDR3 storage module, a power management module and a configuration circuit module.
Furthermore, a network transceiver module, a serial port transceiver module, a DDR management module, a Hash operation module, a load balancing module and an RAM lookup table module are arranged in the FPGA main control chip.
Compared with the prior art, the invention has the following advantages:
(1) in order to reduce the cost of the server and improve the corresponding speed of the network request, the invention discloses a method and a device for a reverse proxy network server based on an FPGA (field programmable gate array), which can replace a CPU (central processing unit) server with high cost and achieve the effects of low delay, low response time, high concurrency and high bandwidth by depending on the advantage of a parallel architecture of the FPGA.
(2) And the Hash search is realized in the FPGA to quickly and accurately position the static network resources.
(3) And mapping of server addresses and ports is realized in the FPGA, and the FPGA can be dynamically configured.
(4) And according to the load balancing strategy, carrying out load balancing on the network request in real time.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings needed to be used in the embodiments will be briefly described below, it should be understood that the following drawings only illustrate some embodiments of the present invention and therefore should not be considered as limiting the scope, and for those skilled in the art, other related drawings can be obtained according to the drawings without inventive efforts.
FIG. 1 is a diagram of a network architecture of an FPGA reverse proxy server in an embodiment of the present invention;
FIG. 2 is a schematic structural diagram of an FPGA reverse proxy server device according to an embodiment of the present invention;
FIG. 3 is a flow chart of an FPGA reverse proxy in an embodiment of the present invention;
fig. 4 is a block diagram of load balancing according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, not all, embodiments of the present invention. All other embodiments, which can be obtained by a person skilled in the art without any inventive step based on the embodiments of the present invention, shall fall within the scope of protection of the present invention.
Thus, the following detailed description of the embodiments of the present invention, presented in the figures, is not intended to limit the scope of the invention, as claimed, but is merely representative of selected embodiments of the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that: like reference numbers and letters refer to like items in the following figures, and thus, once an item is defined in one figure, it need not be further defined and explained in subsequent figures.
In the description of the present invention, it should be noted that the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer", etc. indicate orientations or positional relationships based on the orientations or positional relationships shown in the drawings or the orientations or positional relationships that the products of the present invention are conventionally placed in use, and are only used for convenience in describing the present invention and simplifying the description, but do not indicate or imply that the devices or elements referred to must have a specific orientation, be constructed and operated in a specific orientation, and thus, should not be construed as limiting the present invention. Furthermore, the terms "first," "second," "third," and the like are used solely to distinguish one from another and are not to be construed as indicating or implying relative importance.
Furthermore, the terms "horizontal", "vertical" and the like do not imply that the components are required to be absolutely horizontal or pendant, but rather may be slightly inclined. For example, "horizontal" merely means that the direction is more horizontal than "vertical" and does not mean that the structure must be perfectly horizontal, but may be slightly inclined.
In the description of the present invention, it should also be noted that, unless otherwise explicitly specified or limited, the terms "disposed," "mounted," "connected," and "connected" are to be construed broadly and may, for example, be fixedly connected, detachably connected, or integrally connected; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meanings of the above terms in the present invention can be understood in specific cases to those skilled in the art.
The invention discloses a method and a device for a reverse proxy network server based on FPGA (field programmable gate array). As shown in figure 1, the reverse proxy server is used as a pivot between a client and a server cluster and is responsible for mutually converting data sent by the client and the server. The structure of the FPGA reverse proxy server device is shown in FIG. 2, and the FPGA reverse proxy server device mainly comprises an FPGA accelerator card, a stabilized voltage power supply, an LCD display module, a key control module and the like, and has the advantages of simple structure and low cost. The voltage-stabilized power supply allows the FPGA accelerator card to be connected to 220V mains supply and work under a stable 12V voltage. The LCD display is used for configuring the working state of the FPGA and configuring various parameters of the proxy server manually in cooperation with the key control module. The FPGA network card is composed of an FPGA main control chip, a multi-network-port network transceiving circuit, a USB debugging circuit, a FLASH storage module, a DDR3 storage module, a power management module, a configuration circuit and other circuits. The FPGA chip has the characteristics of low power consumption, stable operation, strong flexibility and the like, and is very suitable for network nodes with general complexity.
The FPGA chip processes network data on an MAC layer, saves high TCP/IP development cost, and mainly comprises a high-speed network transceiving module, a serial port transceiving module, a DDR management module, a Hash operation module, a load balancing module, an RAM lookup table module and the like.
The FPGA is mainly responsible for converting and distributing network request packets sent by the client to different servers in the server cluster according to request addresses and contents so as to reduce excessive pressure on a single server and distribute different tasks to different servers. A local flash (memory) is set in the FPGA, and the request of static data is responded with the fastest speed.
The invention relates to a method and a device for a reverse proxy network server based on FPGA, the system architecture is simple and clear, and the implementation mode is as follows:
(1) an optical port1 on an FPGA board card is accessed to an external network environment;
(2) the optical ports 2, 3, 4 and 5 on the FPGA board card are accessed to an intranet environment;
(3) switching on a power supply and turning on a switch until the light flicker at the light port is seen;
(4) and using the external network client to access the internal network server through the network.
The flow for realizing reverse proxy by the FPGA board is shown in fig. 3, which specifically includes the following steps:
(1) after the power supply is turned on, the FPGA loads a pre-stored static resource from the flash to the DDR3, and records the hash value, the first address and the length information of the address in the RAM 1;
(2) when receiving a data request package1 sent by a client from an optical port1, the FPGA extracts information of a source IP1, a source port1, a destination IP2, a destination port2, an access address url1, a head address url2 and the like of the header;
(3) carrying out Hash operation on url1 in the previous step, and calculating to obtain a Hash value of Hash 1;
(4) sequentially extracting a Hash field Hash2, a first address field addr2 and a length field len2 which are stored in the RAM 1;
(6) comparing the hash1 in the step 2 with the hash2 in the step 5, if the two are the same, jumping to the step 14, otherwise, executing the next step;
(7) if the last step misses, calculating the Hash value of ip2, port2 and url2 in step 1 to obtain Hash value Hash 3;
(8) searching the number of the mapping servers corresponding to the hash3, count1, if the count1 is not 1, jumping to the step 10, otherwise, continuing to execute;
(9) replacing according to the corresponding mapping address in the FPGA configuration, and replacing ip2 and port2 with new ip3 and port 3; jumping to step 11;
(10) if count1 is not 1, load balancing is required, and the load balancing module is shown in fig. 4; calculating Hash values of the IP1 and the port1 in the step 1, calculating sum4 of Hash4, dividing sum4 by count1, taking the rest number, and taking the remainder as an offset address to obtain new IP addresses IP3 and port 3;
(11) sending the request message after the last step of replacement through the optical ports 2, 3, 4 and 5;
(12) when the optical ports 2, 3, 4, 5 receive the response message sent by the server, the FPGA replaces the source IP3 and the source port3 in the message with IP2 and IP3 corresponding to the mapping addresses;
(13) sending the response message after the last step of replacement through the optical port 1;
(14) if hit in step 6, static data response is required; reading data with add2 address length len2 in DDR 3;
(15) generating a new response message by the data read in the previous step, and sending out the new response message through the optical port 1;
(16) and generating an empty request message for updating the sequence, and sending the empty request message through the optical ports 2, 3, 4 and 5.
The invention discloses a method and a device for realizing a reverse proxy network server based on an FPGA (field programmable gate array), which have the following realization effects:
(1) a method and a device for realizing a reverse proxy server on a physical layer by using an FPGA;
(2) the FPGA deployment cost is low, the power consumption is reduced, the response time is reduced, and the delay is reduced;
(3) and dynamic configuration of static resources and monitoring of the running state of the FPGA are realized through a debugging and configuration interface of the USB.
While the invention has been described with reference to specific embodiments, the invention is not limited thereto, and various equivalent modifications and substitutions can be easily made by those skilled in the art within the technical scope of the invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.

Claims (10)

Translated fromChinese
1.一种基于FPGA的反向网络代理服务器的方法,其特征在于,该方法包括以下步骤:1. a kind of method based on the reverse network proxy server of FPGA, is characterized in that, this method may further comprise the steps:步骤1:由FPGA从对应光口接收客户端发出的数据请求,基于数据请求中的访问地址进行Hash计算,得到第一Hash值;Step 1: The FPGA receives the data request sent by the client from the corresponding optical port, performs Hash calculation based on the access address in the data request, and obtains the first Hash value;步骤2:将第一Hash值与存储器中的第二Hash值比较,当比较结果为相同则命中并进行静态数据响应,读取缓存中的数据产生响应报文以及空请求报文并经对应光口发出;Step 2: Compare the first Hash value with the second Hash value in the memory, when the comparison result is the same, hit and perform a static data response, read the data in the cache to generate a response message and an empty request message and pass the corresponding light. issued by mouth;步骤3:当比较结果为不相同则未命中,基于数据请求中的其余参数进行Hash计算,得到第三Hash值;Step 3: When the comparison result is not the same, it is a miss, and the Hash calculation is performed based on the remaining parameters in the data request to obtain the third Hash value;步骤4:查找第三Hash值对应映射服务器的数量,若不为1则进行负载均衡,并经对应光口进行映射地址,替换对应数据后,产生请求及响应报文并发出;Step 4: Find the number of mapping servers corresponding to the third Hash value. If it is not 1, load balancing is performed, and the address is mapped through the corresponding optical port. After replacing the corresponding data, a request and response message is generated and sent out;步骤5:若为1则直接根据FPGA配置中的对应映射地址进行替换,替换对应数据后,产生请求及响应报文后并发出。Step 5: If it is 1, replace it directly according to the corresponding mapping address in the FPGA configuration, and after replacing the corresponding data, generate a request and response message and send it out.2.根据权利要求1所述的一种基于FPGA的反向网络代理服务器的方法,其特征在于,所述的步骤1中还包括:开启电源,由FPGA首先从闪存中加载预存储的静态资源于DDR缓存中,并于随机存储器中记录其地址的Hash值、首地址和长度信息。2. the method for a FPGA-based reverse network proxy server according to claim 1, wherein the step 1 further comprises: turning on the power supply, firstly loading the pre-stored static resources from the flash memory by the FPGA It is stored in the DDR cache, and the Hash value, first address and length information of its address are recorded in the random access memory.3.根据权利要求1所述的一种基于FPGA的反向网络代理服务器的方法,其特征在于,所述的步骤1中由FPGA从对应光口接收客户端发出的数据请求,基于数据请求中的访问地址进行Hash计算,得到第一Hash值的过程具体包括:由FPGA从对应光口接收客户端发出的数据请求,提取数据请求中头部的源IP、源端口、目标IP、目标端口、访问地址以及首地址信息,对访问地址进行Hash计算,得到第一Hash值。3. the method for a kind of FPGA-based reverse network proxy server according to claim 1, is characterized in that, in described step 1, the data request that client sends from corresponding optical port is received by FPGA, based on the data request in the The process of obtaining the first Hash value includes: receiving the data request sent by the client from the corresponding optical port by the FPGA, extracting the source IP, source port, target IP, target port, Hash calculation is performed on the access address and the first address information to obtain the first Hash value.4.根据权利要求1所述的一种基于FPGA的反向网络代理服务器的方法,其特征在于,所述的步骤3具体包括:当比较结果为不相同则未命中,基于数据请求中的目标IP、目标端口以及首地址信息,进行Hash计算,得到第三Hash值。4. the method for a kind of FPGA-based reverse network proxy server according to claim 1, is characterized in that, described step 3 specifically comprises: when the comparison result is not identical then miss, based on the target in the data request IP, target port and first address information, perform Hash calculation, and obtain the third Hash value.5.根据权利要求1所述的一种基于FPGA的反向网络代理服务器的方法,其特征在于,所述的步骤4中负载均衡的过程包括以下分步骤:5. the method for a kind of FPGA-based reverse network proxy server according to claim 1, is characterized in that, the process of load balancing in described step 4 comprises the following steps:步骤401:基于数据请求中的源IP以及源端口信息,进行Hash计算和Sum计算,分别得到第四Hash值和第四Sum值;Step 401: Based on the source IP and source port information in the data request, perform Hash calculation and Sum calculation to obtain the fourth Hash value and the fourth Sum value respectively;步骤402:将所述第四Sum值除以第三Hash值对应映射服务器的数量后,取余,并以余数为偏移地址得到新的IP地址。Step 402: After dividing the fourth Sum value by the number of mapping servers corresponding to the third Hash value, take the remainder, and use the remainder as an offset address to obtain a new IP address.6.一种用于如权利要求1至5中任一项所述的基于FPGA的反向网络代理服务器的方法的装置,其特征在于,该装置包括稳压电源以及与其相连接的FPGA加速卡、LCD显示模块以及按键控制模块。6. A device for the method for the FPGA-based reverse network proxy server according to any one of claims 1 to 5, wherein the device comprises a regulated power supply and an FPGA acceleration card connected with it , LCD display module and key control module.7.根据权利要求6所述的一种用于所述的基于FPGA的反向网络代理服务器的方法的装置,其特征在于,所述FPGA加速卡的输入电压为市电220V。7 . The device for the method for the FPGA-based reverse network proxy server according to claim 6 , wherein the input voltage of the FPGA acceleration card is 220V mains power. 8 .8.根据权利要求6所述的一种用于所述的基于FPGA的反向网络代理服务器的方法的装置,其特征在于,所述FPGA加速卡的工作电压为12V。8 . The device for the method for the FPGA-based reverse network proxy server according to claim 6 , wherein the working voltage of the FPGA acceleration card is 12V. 9 .9.根据权利要求6所述的一种用于所述的基于FPGA的反向网络代理服务器的方法的装置,其特征在于,所述FPGA加速卡内置有FPGA主控芯片、多网口网络收发电路模块、USB调试电路模块、FLASH存储模块、DDR3存储模块、电源管理模块以及配置电路模块。9. a kind of device for the method for the described FPGA-based reverse network proxy server according to claim 6, is characterized in that, described FPGA acceleration card has built-in FPGA main control chip, multi-network port network transceiver Circuit module, USB debugging circuit module, FLASH storage module, DDR3 storage module, power management module and configuration circuit module.10.根据权利要求9所述的一种用于所述的基于FPGA的反向网络代理服务器的方法的装置,其特征在于,所述的FPGA主控芯片内置有网络收发模块、串口收发模块、DDR管理模块、Hash运算模块、负载均衡模块以及RAM查找表模块。10. The device for a method for the described FPGA-based reverse network proxy server according to claim 9, wherein the FPGA main control chip has a built-in network transceiver module, a serial port transceiver module, DDR management module, Hash operation module, load balancing module and RAM lookup table module.
CN202110451398.0A2021-04-262021-04-26Method and device for reverse network proxy server based on FPGAPendingCN113225389A (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
CN202110451398.0ACN113225389A (en)2021-04-262021-04-26Method and device for reverse network proxy server based on FPGA

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
CN202110451398.0ACN113225389A (en)2021-04-262021-04-26Method and device for reverse network proxy server based on FPGA

Publications (1)

Publication NumberPublication Date
CN113225389Atrue CN113225389A (en)2021-08-06

Family

ID=77089022

Family Applications (1)

Application NumberTitlePriority DateFiling Date
CN202110451398.0APendingCN113225389A (en)2021-04-262021-04-26Method and device for reverse network proxy server based on FPGA

Country Status (1)

CountryLink
CN (1)CN113225389A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN117033383A (en)*2023-08-102023-11-10中国工商银行股份有限公司Data detection method, device, equipment and storage medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN103139093A (en)*2013-02-222013-06-05桂林电子科技大学High speed network data flow load balancing scheduling method based on field programmable gate array (FPGA)
WO2017133291A1 (en)*2016-02-022017-08-10华为技术有限公司Server cluster-based message generation method and load balancer
CN107070983A (en)*2017-01-232017-08-18天地融科技股份有限公司A kind of load-balancing method, equipment and system forwarded based on address
CN111585887A (en)*2020-03-182020-08-25平安科技(深圳)有限公司Communication method and device based on multiple networks, electronic equipment and storage medium

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN103139093A (en)*2013-02-222013-06-05桂林电子科技大学High speed network data flow load balancing scheduling method based on field programmable gate array (FPGA)
WO2017133291A1 (en)*2016-02-022017-08-10华为技术有限公司Server cluster-based message generation method and load balancer
CN107070983A (en)*2017-01-232017-08-18天地融科技股份有限公司A kind of load-balancing method, equipment and system forwarded based on address
CN111585887A (en)*2020-03-182020-08-25平安科技(深圳)有限公司Communication method and device based on multiple networks, electronic equipment and storage medium

Cited By (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN117033383A (en)*2023-08-102023-11-10中国工商银行股份有限公司Data detection method, device, equipment and storage medium

Similar Documents

PublicationPublication DateTitle
US12218840B2 (en)Flexible scheme for adding rules to a NIC pipeline
US12323328B2 (en)Hash-table lookup with controlled latency
CN108363621B (en)Message forwarding method and device under numa architecture, storage medium and electronic equipment
Bando et al.FlashTrie: beyond 100-Gb/s IP route lookup using hash-based prefix-compressed trie
CN103248695A (en)File downloading method and system and server node in CDN
US20140280669A1 (en)Memory Sharing Over A Network
Zhao et al.Exploiting graphics processors for high-performance IP lookup in software routers
US20210243248A1 (en)Cloud service load balancing
US6629195B2 (en)Implementing semaphores in a content addressable memory
WO2025021210A1 (en)Memory page management method, system and apparatus, device, and computer non-volatile readable storage medium
CN113225389A (en)Method and device for reverse network proxy server based on FPGA
WO2016095644A1 (en)High availability solution method and device for database
WO2021211311A1 (en)Distributed flow processing and flow cache
CN216086695U (en)Device for realizing reverse network proxy server based on FPGA
CN105786733B (en)Method and device for writing TCAM (ternary content addressable memory) entries
CN105743678A (en)Method and apparatus for managing table space of ternary content addressable memory (TCAM)
CN103378989A (en)Method and device for obtaining performance test data
CN115633013B (en) Address configuration method, device, equipment and machine-readable storage medium
CN112040023A (en)Object access method and device, electronic equipment and machine-readable storage medium
CN107547382B (en)Neighbor relation discovery method and device
US11038797B2 (en)Forwarding table entry access
CN104378295A (en)Table item management device and table item management method
CN116016258A (en)Network card detection method and device, electronic equipment and storage medium
JP2020088517A (en)Communication apparatus, and control method and program of communication apparatus
CN113572863A (en)Application acceleration method and system based on dynamic routing protocol

Legal Events

DateCodeTitleDescription
PB01Publication
PB01Publication
SE01Entry into force of request for substantive examination
SE01Entry into force of request for substantive examination

[8]ページ先頭

©2009-2025 Movatter.jp