Movatterモバイル変換


[0]ホーム

URL:


CN112904173B - Method and equipment for testing minority carrier lifetime of silicon wafer - Google Patents

Method and equipment for testing minority carrier lifetime of silicon wafer
Download PDF

Info

Publication number
CN112904173B
CN112904173BCN202110121154.6ACN202110121154ACN112904173BCN 112904173 BCN112904173 BCN 112904173BCN 202110121154 ACN202110121154 ACN 202110121154ACN 112904173 BCN112904173 BCN 112904173B
Authority
CN
China
Prior art keywords
silicon wafer
minority carrier
carrier lifetime
charge deposition
heat treatment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110121154.6A
Other languages
Chinese (zh)
Other versions
CN112904173A (en
Inventor
代斌洲
张翔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Eswin Silicon Wafer Technology Co Ltd
Xian Eswin Material Technology Co Ltd
Original Assignee
Xian Eswin Silicon Wafer Technology Co Ltd
Xian Eswin Material Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Eswin Silicon Wafer Technology Co Ltd, Xian Eswin Material Technology Co LtdfiledCriticalXian Eswin Silicon Wafer Technology Co Ltd
Priority to CN202110121154.6ApriorityCriticalpatent/CN112904173B/en
Publication of CN112904173ApublicationCriticalpatent/CN112904173A/en
Application grantedgrantedCritical
Publication of CN112904173BpublicationCriticalpatent/CN112904173B/en
Activelegal-statusCriticalCurrent
Anticipated expirationlegal-statusCritical

Links

Classifications

Landscapes

Abstract

The invention discloses a method and equipment for testing minority carrier lifetime of a silicon wafer, wherein the method for testing minority carrier lifetime of the silicon wafer comprises the following steps: s10, performing heat treatment on the silicon wafer to enable the front surface and the back surface of the silicon wafer to grow uniform thin oxide films; s20, carrying out charge deposition on the front side and the back side of the silicon wafer; s30, rotating the silicon wafer according to a set rotation angle theta; s40, carrying out charge deposition on the front side and the back side of the rotated silicon wafer; s50, repeatedly executing the steps S30 and S40, wherein the repetition number is greater than or equal to 1; s60, obtaining the minority carrier lifetime of the silicon wafer after charge deposition. The method and the device for testing the minority carrier lifetime of the silicon wafer can accurately determine the minority carrier lifetime of the silicon wafer, thereby accurately reflecting the quality of the wafer.

Description

Method and equipment for testing minority carrier lifetime of silicon wafer
Technical Field
The invention relates to the technical field of silicon wafer detection, in particular to a method for testing minority carrier lifetime of a silicon wafer and equipment for testing minority carrier lifetime of the silicon wafer.
Background
With the increasing integration level of integrated circuits, the quality requirements on the required substrate monocrystalline silicon wafer are also higher and higher, and the quality of the wafer is reflected by the service life of non-equilibrium minority carriers (minority carrier lifetime). By testing the minority carrier lifetime inside the wafer, the distribution of metal contamination and defects inside the wafer can be analyzed. Minority carrier lifetime of a silicon wafer refers to the average time for the recombination of minority carriers by excited hole-electron pairs under excitation of energy (1.12 eV) greater than the semiconductor forbidden bandwidth. The metal and the defect become effective composite centers, and when more metal and defect exist in the silicon wafer, the minority carrier lifetime is greatly reduced, so that the length of the minority carrier lifetime can reflect the wafer quality.
At present, a method for detecting minority carrier lifetime of a silicon wafer is mainly a Microwave Photo-conductive decay method (micro Photo-Conductance Decay, mu-PCD). The microwave photoconductive decay method is to irradiate the surface of the silicon wafer with pulse laser with the width greater than the forbidden band of silicon, and the generated hole-electron can increase the photoconductivity, and the photoconductivity decays exponentially with the withdrawal of the laser, and the change of the photoconductivity is detected by the change of the microwave reflection intensity, so that the minority carrier lifetime is obtained. However, the dangling bonds on the surface of the silicon wafer become effective recombination centers, so that the measured minority carrier lifetime is not the true minority carrier lifetime of the silicon wafer. In order to eliminate the effect of surface recombination, the surface of the silicon wafer needs to be passivated.
Passivation methods commonly used in the industry include thermal oxygen passivation, chemical iodine liquid passivation and charge passivation, wherein the thermal oxygen passivation has poor stability and is easy to introduce other metal pollution, and the chemical iodine liquid passivation level is very dependent on the proficiency of operators and has poor repeatability, so that the distribution of minority carrier lifetime of the silicon wafer cannot be fully reacted. And the charge passivation is to form a charge aggregation state on the surface of the monocrystalline silicon piece by virtue of in-situ charge deposition so as to reduce the surface recombination of minority carriers, thereby measuring the actual minority carrier lifetime. However, after the existing charge deposition method is used for charge deposition, a certain deviation exists in the minority carrier lifetime of the detected silicon wafer.
Disclosure of Invention
The invention aims to provide a method and equipment for testing minority carrier lifetime of a silicon wafer, which can accurately determine minority carrier lifetime of the silicon wafer, thereby accurately reflecting quality of the wafer.
In order to achieve the above object, in one aspect, the present invention provides a method for testing minority carrier lifetime of a silicon wafer, comprising the steps of:
S10, performing heat treatment on the silicon wafer to enable the front surface and the back surface of the silicon wafer to grow uniform thin oxide films;
s20, carrying out charge deposition on the front side and the back side of the silicon wafer;
s30, rotating the silicon wafer according to a set rotation angle theta;
s40, carrying out charge deposition on the front side and the back side of the rotated silicon wafer;
S50, repeatedly executing the steps S30 and S40, wherein the repetition number is greater than or equal to 1;
s60, obtaining the minority carrier lifetime of the silicon wafer after charge deposition.
Preferably, in S10, the heat treatment of the silicon wafer includes:
S101, placing the silicon wafer into a heating cavity of heat treatment equipment;
S102, introducing oxygen into a heating cavity of the heat treatment equipment, and heating to 700-950 ℃ at a speed of 50-100 ℃ per second;
s103, preserving heat for 3-25 minutes;
S104, stopping oxygen supply, then introducing nitrogen into the heating cavity of the heat treatment equipment, and cooling to 70-90 ℃ at a speed of 20-90 ℃ per minute.
Preferably, the thickness of the thin oxide film formed on the front side and the back side of the silicon wafer is 2-8nm.
Preferably, in S30, the rotation angle θ of the silicon wafer is 20-40 degrees.
Preferably, in S30, the rotating silicon wafer includes:
S301, clamping the silicon wafer by a manipulator, and placing the silicon wafer in a rotating device;
s302, the rotating device rotates the silicon wafer according to a rotation angle theta;
S303, clamping the silicon wafer by a manipulator, and returning the silicon wafer to the charge deposition position.
Preferably, in S30, the rotating silicon wafer includes:
S304, judging the rotation angle of the silicon wafer; if the silicon wafer has rotated by θ degrees, then S40 is performed; if the silicon wafer is not rotated, S301 is performed.
Preferably, the judging the rotation angle of the silicon wafer is judged according to a Notch on the silicon wafer.
Compared with the prior art, the method for testing the minority carrier lifetime of the silicon wafer provided by the invention has the advantages that the silicon wafer is subjected to heat treatment, so that the uniform thin oxide films are grown on the front side and the back side of the silicon wafer, and in the process of carrying out charge deposition on the silicon wafer, the silicon wafer is rotated for multiple times according to a set angle, so that the interference on the charge deposition uniformity (such as the interference of a supporting point in the charge deposition process of the silicon wafer) during the charge deposition of the silicon wafer can be reduced, the minority carrier lifetime value can be accurately measured, and a tester can accurately analyze the quality of the wafer according to a test result. Therefore, the method for testing the minority carrier lifetime of the silicon wafer can accurately determine the minority carrier lifetime of the silicon wafer, thereby accurately reflecting the quality of the wafer.
On the other hand, the invention also provides equipment for testing the minority carrier lifetime of the silicon wafer, which comprises a heat treatment device, a charge deposition device, a rotating device, a silicon wafer minority carrier lifetime measuring device and a conveying device, wherein the heat treatment device can carry out heat treatment on the silicon wafer so as to enable the front side and the back side of the silicon wafer to grow uniform thin oxide films, the charge deposition device can carry out charge deposition on the front side and the back side of the silicon wafer after heat treatment, and the rotating device can rotate the silicon wafer; the transport device transports the silicon wafer between the charge deposition device and the rotation device.
Preferably, the charge deposition device comprises a silicon wafer positioning platform and an electrode discharger, the silicon wafer positioning platform comprises a positioning ring and at least two supporting points fixed on the positioning ring, the positioning ring is U-shaped, the silicon wafer can be placed in the positioning ring and supported on the supporting points, and the electrode discharger can perform charge deposition on the front side and the back side of the silicon wafer placed in the positioning ring.
Preferably, the charge deposition device comprises a silicon wafer rotation angle detection element, and the silicon wafer rotation angle detection element detects the rotation angle of the silicon wafer according to a Notch on the silicon wafer.
The device for testing the minority carrier lifetime of the silicon wafer has the same technical advantages as the method for testing the minority carrier lifetime of the silicon wafer in the prior art, and is not described herein.
Drawings
FIG. 1 is a flow chart of a method for testing minority carrier lifetime of a silicon wafer;
fig. 2 is a schematic structural diagram of a positioning platform of a charge deposition apparatus for testing a silicon wafer minority carrier lifetime device according to an embodiment of the present invention.
Detailed Description
The principles and features of the present invention are described below with reference to the drawings, the examples are illustrated for the purpose of illustrating the invention and are not to be construed as limiting the scope of the invention.
In the prior art, due to the problem of uniformity of charge deposition on the surface of a silicon wafer when charge deposition is performed, the measured minority carrier lifetime of the silicon wafer has deviation, so that the quality of the wafer cannot be accurately judged.
In order to solve the above problems, the method for testing minority carrier lifetime of a silicon wafer provided by the invention, as shown in fig. 1, comprises the following steps:
S10, performing heat treatment on the silicon wafer to enable the front side and the back side of the silicon wafer to grow uniform thin oxide films. In the present embodiment, the silicon wafer is heat-treated by various conventional heat treatment apparatuses, such as a high-temperature diffusion furnace. After the heat treatment of the silicon wafer, the thickness of the thin oxide film obtained on the front and back sides of the silicon wafer is preferably 2 nm to 8 nm.
The step of forming a uniform thin oxide film on the front and back surfaces of the silicon wafer by the heat treatment apparatus preferably employs the steps of:
S101, placing the silicon wafer into a heating cavity of heat treatment equipment; when the silicon wafer is placed in the heating cavity of the heat treatment equipment, the silicon wafer to be heat treated can be placed on the wafer boat by the manipulator, and then the wafer boat is placed in the heating cavity of the heat treatment equipment. When the silicon wafer is placed on the wafer boat, in order to improve the thickness uniformity of the thin oxide film formed on the surface of the silicon wafer, baffle plates are required to be placed in clamping grooves at the upper end and the lower end of the wafer boat so as to stabilize the air flow in the heating cavity and balance the temperature in the furnace.
S102, introducing oxygen into a heating cavity of the heat treatment equipment, and heating to 700-950 ℃ at a speed of 50-100 ℃ per second; specifically, firstly, oxygen is introduced into heat treatment equipment through an oxygen pipe, oxygen transportation is kept, and the furnace temperature is rapidly increased from room temperature to 700-950 ℃, and the heating speed is 50-100 ℃ per second. Preferably, after the oxygen is introduced, the temperature in the heating chamber is rapidly increased to 800 degrees celsius at a ramp rate of 75 degrees celsius per second.
S103, preserving heat for 3-25 minutes; preferably, the incubation time is 10 minutes.
S104, stopping oxygen supply, then introducing nitrogen into the heating cavity of the heat treatment equipment, and cooling to 70-90 ℃ at a speed of 20-90 ℃ per minute. Specifically, the oxygen transmission of the oxygen pipe of the heat treatment equipment is cut off, then the nitrogen pipe is opened, nitrogen is introduced into the heating cavity of the heat treatment equipment, and the temperature in the heating cavity is reduced to 70-90 ℃ at the speed of 20-90 ℃ per minute. Preferably, after the nitrogen gas is introduced, the temperature in the heating chamber is reduced to 70 degrees celsius at a rate of 45 degrees celsius per minute.
S20, carrying out charge deposition on the front side and the back side of the silicon wafer. The charge deposition of the silicon wafer with thin oxide films formed on the front and back sides can be performed by using the existing charge deposition equipment, such as a WT2500 series test equipment. The silicon wafer may be transferred into the charge deposition chamber of the charge deposition apparatus by a robot after the wafer is cooled to room temperature (e.g., 25 ℃).
S30, rotating the silicon wafer according to a set rotation angle theta; specifically, after the silicon wafer is clamped by the manipulator, the manipulator is controlled to rotate the silicon wafer by an angle of theta, and then the silicon wafer is placed at a charge deposition position of the charge deposition cavity; the silicon wafer can also be rotated by a rotating device, and preferably, the method comprises the following steps of S301, clamping the silicon wafer by a manipulator, and placing the silicon wafer in the rotating device; s302, the rotating device rotates the silicon wafer according to a rotation angle theta; s303, clamping the silicon wafer by a manipulator, and returning the silicon wafer to the charge deposition position. The rotating device can adopt the existing device capable of realizing the rotation of the silicon wafer.
Wherein the rotation angle θ is such that when the silicon wafer is placed in the charge deposition position after rotation, the contact position of the silicon wafer with the support of the silicon wafer deposition position is different from the contact position of the silicon wafer with the support before being rotated. The rotation angle theta of the silicon wafer is preferably 20-40 degrees.
Further, S304, judging the rotation angle of the silicon wafer; if the silicon wafer has rotated by θ degrees, then S40 is performed; if the silicon wafer is not rotated, S301 is performed. The method for judging the rotation angle of the silicon wafer can be to detect by arranging a position sensor, and preferably, the position sensor can judge the rotation angle of the silicon wafer according to a Notch on the silicon wafer.
S40, carrying out charge deposition on the front side and the back side of the rotated silicon wafer; the manner of charge deposition is the same as that of charge deposition in step S20.
S50, repeatedly executing the steps S30 and S40, wherein the repetition number is greater than or equal to 1; the repeated execution of the steps S30 and S40 means that after the step S40 is completed to perform charge deposition on the silicon wafer, the step S30 is executed again to rotate the silicon wafer and the step S40 is executed to perform charge deposition on the silicon wafer, that is, the silicon wafer is rotated to perform charge deposition on the silicon wafer. For example, steps S30 and S40 are repeated twice, that is, after the silicon wafer is rotated and subjected to charge deposition, the silicon wafer is rotated again and subjected to charge deposition.
Wherein the time for each charge deposition on the front and back sides of the wafer is typically 30 seconds to 2 minutes. The number of times of repeatedly executing the steps S30 and S40 is determined according to the electric charge deposited on the surface of the silicon wafer when electric charge deposition is carried out each time, the total amount of electric charge deposited on the surface of the silicon wafer is generally 2000-4000 nanometers, and the oxide film can be broken down when the electric charge deposited on the surface of the silicon wafer is too much. It should be understood by those skilled in the art that the number of times of repeating steps S30 and S40 should be limited to not breakdown the thin oxide film on the silicon wafer.
S60, obtaining the minority carrier lifetime of the silicon wafer after charge deposition. The minority carrier lifetime of the silicon wafer after charge deposition is mainly realized by a microwave photoconductive decay method (mu-PCD). The microwave photoconductive decay method is to irradiate the surface of the silicon wafer with pulse laser with the width greater than the forbidden band of silicon, and the generated hole-electron can increase the photoconductivity, and the photoconductivity decays exponentially with the withdrawal of the laser, and the change of the photoconductivity is detected by the change of the microwave reflection intensity, so that the minority carrier lifetime is obtained. In particular, silicon wafer minority carrier lifetime can be obtained by existing μ -PCD detection equipment (e.g., WT2500 series equipment).
According to the method for testing the minority carrier lifetime of the silicon wafer, provided by the embodiment, through heat treatment of the silicon wafer, the uniform thin oxide films are grown on the front side and the back side of the silicon wafer, and in the process of carrying out charge deposition on the silicon wafer, the silicon wafer is rotated for multiple times according to the set angle, so that interference of supporting points in the charge deposition process of the silicon wafer can be reduced, the situation that the charge deposition cannot be carried out on the supporting points of the silicon wafer is avoided, meanwhile, interference of the specificity of the movement track of the electrode discharger on the charge deposition of the silicon wafer can be reduced, the minority carrier lifetime value can be accurately measured, and a tester can accurately analyze the quality of the wafer according to a test result.
Similar to the technical conception of the method for testing the minority carrier lifetime of the silicon wafer provided by the embodiment, the invention also provides equipment for testing the minority carrier lifetime of the silicon wafer, which comprises a heat treatment device, a charge deposition device, a rotation device, a silicon wafer minority carrier lifetime measuring device and a conveying device.
The heat treatment device can carry out heat treatment on the silicon wafer, so that the front and back surfaces of the silicon wafer grow uniformly thin oxide films. The heat treatment device can be selected from various existing heat treatment equipment, such as a high-temperature diffusion furnace.
The charge deposition device can perform charge deposition on the front side and the back side of the silicon wafer after heat treatment. The charge deposition device can select the existing charge deposition equipment to deposit the charges on the silicon wafer, for example, the WT2500 series test equipment is used for depositing the charges on the silicon wafer.
In one embodiment of the invention, the charge deposition apparatus includes a silicon wafer positioning stage and an electrode discharger. As shown in fig. 2, the silicon wafer positioning platform comprises a positioning ring 1 and at least two supporting points 2 fixed on the positioning ring, the positioning ring 1 is in a U shape, and the silicon wafer can be placed in the positioning ring 1 and supported on the supporting points 2. The diameter of the inner hole at the right end of the positioning ring 1 is slightly larger than the outer diameter of the silicon wafer, meanwhile, the supporting point 2 is positioned in the inner hole of the positioning ring 1, and when the silicon wafer is placed in the inner hole of the positioning ring 1, the supporting point 2 can support the silicon wafer. Wherein the number of fulcrums 2 is preferably 3.
The electrode discharger can deposit charges on the front side and the back side of the silicon wafer placed in the positioning ring. The potential difference is formed between the silicon chip supported by the supporting point 2 and the electrode discharger, the silicon chip is placed on the supporting point 2, the electrode discharger moves to deposit charges on the front surface of the silicon chip according to a fixed line track (for example, a parallel line), then the electrode discharger moves to the back surface of the silicon chip, and the deposited charges are also moved on the back surface of the silicon chip according to the fixed line track, so that the charge deposition on the front surface and the back surface of the silicon chip is realized. The movement of the electrode discharger can be achieved using existing movement means, such as a robot. The number of the electrode dischargers can be two, and charge deposition can be carried out on the front side and the back side of the silicon wafer through the two electrode dischargers respectively.
The charge deposition is carried out on the front side and the back side of the monocrystalline silicon wafer, and the existence of the supporting point 2 inevitably blocks the supporting point position of the monocrystalline silicon wafer, so that the electric charge cannot be deposited in the area, the minority carrier lifetime of the supporting point part is obviously reduced, and a tester cannot accurately analyze the quality of the wafer according to a test result. The apparatus of the present invention thus comprises a rotation device for rotating the wafer.
The rotating device can adopt the structure that the silicon wafer can rotate in the prior art, preferably, the rotating device can comprise a bracket, a rotating piece rotatably installed on the bracket and a stepping motor used for driving the rotating piece to rotate, the rotating piece is disc-shaped and is provided with a notch, so that a manipulator for clamping the silicon wafer can conveniently place the silicon wafer on the rotating piece, and the rotating piece can be rotationally connected with the bracket through a slewing bearing. When the rotating device is used for rotating the silicon wafer, the silicon wafer is firstly placed on the rotating piece through the mechanical arm, then the stepping motor is controlled to enable the rotating piece to rotate for a set angle, the silicon wafer placed on the rotating piece rotates along with the same angle, then the mechanical arm is used for clamping the silicon wafer through a notch at the edge of the rotating piece, and then the silicon wafer is conveyed to the charge deposition device.
Further preferably, the charge deposition apparatus further comprises a silicon wafer rotation angle detection element. The silicon wafer rotation angle detection element can be a position sensor, and detects the rotation angle of the silicon wafer through a Notch on the silicon wafer. Specifically, the silicon wafer rotation angle detection element detects the position of the Notch on the silicon wafer, and judges the rotation angle of the silicon wafer according to the difference between the detected Notch positions of two adjacent times.
The transport device transports the silicon wafer between the charge deposition device and the rotation device. The conveying device can adopt various existing manipulators for clamping the silicon wafers. When the silicon wafer subjected to heat treatment by the heat treatment device is conveyed to the charge deposition device, a mechanical arm can be adopted to realize conveying. The silicon chip minority carrier lifetime measuring device can be realized by the existing mu-PCD detecting equipment. Wherein the silicon wafer minority carrier lifetime measuring device and the charge deposition device can share the same silicon wafer positioning platform.
In the invention, the charge deposition device, the rotation device and the silicon wafer minority carrier lifetime measurement device can be arranged in one shell. In view of the fact that the heat treatment device may have an influence on other devices during operation, the heat treatment device and the charge deposition device, the rotation device and the silicon wafer minority carrier lifetime measurement device may be respectively located in two different housings in order to make the whole apparatus simpler.
According to the method and the device for testing the minority carrier lifetime of the silicon wafer, provided by the invention, the silicon wafer is subjected to multiple rotations and charge deposition, so that the charge deposition without dead zones is uniformly realized on the front side and the back side of the silicon wafer, the whole silicon wafer is ensured to be fully passivated, and the area with low minority carrier lifetime cannot occur due to the problem of testing equipment, so that the minority carrier lifetime value can be accurately measured, and a tester can accurately analyze the quality of the wafer according to the testing result.
In the description of the present invention, it should be understood that the directions or positional relationships indicated by the terms "inner", "outer", etc. are based on the directions or positional relationships shown in the drawings, are merely for convenience of description and simplification of the description, and are not indicative or implying that the apparatus in question must have a specific orientation, be constructed and operated in a specific orientation, and are not to be construed as limiting the present invention.
Furthermore, the terms "first," "second," and the like, are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defining "a first" or "a second" may explicitly or implicitly include one or more such feature. In the description of the present invention, the meaning of "plurality" is two or more unless specifically defined otherwise.
In the present invention, unless explicitly specified and limited otherwise, the terms "mounted," "disposed," "connected," and the like are to be construed broadly, and may be, for example, fixedly attached, detachably attached, or integrally formed, or may have intermediate parts. The specific meaning of the above terms in the present invention can be understood by those of ordinary skill in the art according to the specific circumstances.
While embodiments of the present invention have been shown and described above, it will be understood that the above embodiments are illustrative and not to be construed as limiting the invention, and that variations, modifications, alternatives and variations may be made to the above embodiments by one of ordinary skill in the art within the scope of the invention.

Claims (8)

CN202110121154.6A2021-01-282021-01-28Method and equipment for testing minority carrier lifetime of silicon waferActiveCN112904173B (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
CN202110121154.6ACN112904173B (en)2021-01-282021-01-28Method and equipment for testing minority carrier lifetime of silicon wafer

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
CN202110121154.6ACN112904173B (en)2021-01-282021-01-28Method and equipment for testing minority carrier lifetime of silicon wafer

Publications (2)

Publication NumberPublication Date
CN112904173A CN112904173A (en)2021-06-04
CN112904173Btrue CN112904173B (en)2024-06-14

Family

ID=76119916

Family Applications (1)

Application NumberTitlePriority DateFiling Date
CN202110121154.6AActiveCN112904173B (en)2021-01-282021-01-28Method and equipment for testing minority carrier lifetime of silicon wafer

Country Status (1)

CountryLink
CN (1)CN112904173B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN113436961A (en)*2021-06-242021-09-24西安奕斯伟硅片技术有限公司Method for forming oxide film
CN114509450B (en)*2021-12-292025-02-11西安奕斯伟材料科技股份有限公司 Device and method for characterizing the efficiency of silicon wafer gettering of metal impurities by using minority carrier lifetime

Citations (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5773989A (en)*1995-07-141998-06-30University Of South FloridaMeasurement of the mobile ion concentration in the oxide layer of a semiconductor wafer
US6011404A (en)*1997-07-032000-01-04Lucent Technologies Inc.System and method for determining near--surface lifetimes and the tunneling field of a dielectric in a semiconductor
JP2000100884A (en)*1998-09-182000-04-07Tokyo Electron LtdPretreatment method of recombination life time measurement of silicon wafer

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPH05218166A (en)*1992-02-041993-08-27Kawasaki Steel Corp Silicon wafer evaluation method
JPH0685023A (en)*1992-09-071994-03-25Hitachi LtdDevice for measuring minority carrier lifetime in semiconductor wafer
JP3098680B2 (en)*1994-09-092000-10-16三菱マテリアル株式会社 Method for measuring internal defects in semiconductor wafer and method for managing thermal oxidation furnace using the same
CN102569531B (en)*2012-02-282014-07-09常州天合光能有限公司Passivating method for polycrystalline silicon chips
GB201209692D0 (en)*2012-05-312012-07-18Dow CorningSilicon wafer coated with a passivation layer
CN108054112B (en)*2017-12-212021-11-30重庆超硅半导体有限公司Method for testing minority carrier lifetime of IC-level silicon wafer
CN110310899A (en)*2019-06-052019-10-08国家电投集团西安太阳能电力有限公司Method for testing minority carrier lifetime of N-type silicon wafer
CN111398774B (en)*2020-03-182022-02-15西安奕斯伟材料科技有限公司Method and device for testing minority carrier lifetime of silicon wafer
CN111430258A (en)*2020-04-072020-07-17紫创(南京)科技有限公司 Semiconductor testing device and testing method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US5773989A (en)*1995-07-141998-06-30University Of South FloridaMeasurement of the mobile ion concentration in the oxide layer of a semiconductor wafer
US6011404A (en)*1997-07-032000-01-04Lucent Technologies Inc.System and method for determining near--surface lifetimes and the tunneling field of a dielectric in a semiconductor
JP2000100884A (en)*1998-09-182000-04-07Tokyo Electron LtdPretreatment method of recombination life time measurement of silicon wafer

Also Published As

Publication numberPublication date
CN112904173A (en)2021-06-04

Similar Documents

PublicationPublication DateTitle
CN112904173B (en)Method and equipment for testing minority carrier lifetime of silicon wafer
JP4128383B2 (en) Processing apparatus and processing method
US6759255B2 (en)Method and system for detecting metal contamination on a semiconductor wafer
US6221787B1 (en)Apparatus and method of forming resist film
JPH01283934A (en)Etching apparatus
TW200822274A (en)Substrate transfer device, substrate processing apparatus and substrate transfer method
US20020027942A1 (en)Judging method and processing apparatus
JP2012248876A (en)Apparatus and method for batch non-contact material characterization
JP2003218186A (en)Method for detecting substrate delivery position in substrate carrier and teaching device therefor
CN114883213A (en)Integrated monitoring method of semiconductor process
US6632688B2 (en)Method for evaluating impurity concentrations in epitaxial reagent gases
AU2011259931A1 (en)Heat-treatment furnace
JP3483693B2 (en) Transfer device, transfer method and processing system
JP6426057B2 (en) Crack detection method, crack detection apparatus and substrate processing apparatus
CN113363191B (en)Wafer boat, diffusion apparatus and semiconductor device manufacturing method
CN213715383U (en)Detection device for testing service life of wafer
CN107492492B (en)Method for monitoring process capability of annealing equipment
JPH1012689A (en)Method for inspecting semiconductor substrate and semiconductor substrate for monitoring used therefor
JPH08191097A (en)High speed heat treatment equipment
US7806684B2 (en)Method of semiconductor process and semiconductor apparatus system
CN113644017B (en)Method for positioning wafer and semiconductor manufacturing equipment
CN115763626A (en)Passivation method and passivation device for improving minority carrier lifetime precision of silicon wafer
CN115346888B (en)Semiconductor heat treatment process equipment and method and metal film wettability evaluation method
CN114334726B (en) Cleaning device and cleaning method
JP3146055B2 (en) Substrate processing equipment

Legal Events

DateCodeTitleDescription
PB01Publication
PB01Publication
SE01Entry into force of request for substantive examination
SE01Entry into force of request for substantive examination
TA01Transfer of patent application right

Effective date of registration:20220630

Address after:710000 room 1-3-029, No. 1888, Xifeng South Road, high tech Zone, Xi'an, Shaanxi Province

Applicant after:Xi'an yisiwei Material Technology Co.,Ltd.

Applicant after:XI'AN ESWIN SILICON WAFER TECHNOLOGY Co.,Ltd.

Address before:No. 1888, Xifeng South Road, high tech Zone, Xi'an, Shaanxi 710032

Applicant before:XI'AN ESWIN SILICON WAFER TECHNOLOGY Co.,Ltd.

Applicant before:Xi'an yisiwei Material Technology Co.,Ltd.

TA01Transfer of patent application right
CB02Change of applicant information

Address after:Room 1-3-029, No. 1888, Xifeng South Road, high tech Zone, Xi'an, Shaanxi 710065

Applicant after:Xi'an Yisiwei Material Technology Co.,Ltd.

Applicant after:XI'AN ESWIN SILICON WAFER TECHNOLOGY Co.,Ltd.

Address before:710000 room 1-3-029, No. 1888, Xifeng South Road, high tech Zone, Xi'an, Shaanxi Province

Applicant before:Xi'an yisiwei Material Technology Co.,Ltd.

Applicant before:XI'AN ESWIN SILICON WAFER TECHNOLOGY Co.,Ltd.

CB02Change of applicant information
GR01Patent grant
GR01Patent grant

[8]ページ先頭

©2009-2025 Movatter.jp