Disclosure of Invention
Aiming at the technical problems in the prior art, the embodiment of the invention provides a method and a device for sending a synchronization signal.
In a first aspect, an embodiment of the present invention provides a synchronization signal sending method, including:
generating a synchronization signal according to a preset rule, wherein the synchronization signal at least comprises a primary synchronization signal PSS and a secondary synchronization signal SSS, and cyclic prefixes CP respectively corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS;
transmitting the synchronization signal; the primary synchronization signal PSS, the secondary synchronization signal SSS, and the cyclic prefixes CP corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS respectively occupy 12 OFDM symbols together.
In a second aspect, an embodiment of the present invention provides a synchronization signal transmitting apparatus, including:
the first processing module is used for generating synchronization signals according to a preset rule, wherein the synchronization signals at least comprise a primary synchronization signal PSS and a secondary synchronization signal SSS, and cyclic prefixes CP respectively corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS;
the second processing module is used for sending the synchronous signal; the primary synchronization signal PSS, the secondary synchronization signal SSS, and the cyclic prefixes CP corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS respectively occupy 12 OFDM symbols together.
In a third aspect, an embodiment of the present invention provides an electronic device, which includes a memory, a processor, and a computer program stored in the memory and executable on the processor, and the processor implements the steps of the method provided in the first aspect when executing the program.
In a fourth aspect, an embodiment of the present invention provides a non-transitory computer readable storage medium, on which a computer program is stored, which when executed by a processor, implements the steps of the method as provided in the first aspect.
The synchronization signal sending method and the synchronization signal sending device provided by the embodiment of the invention have the advantages that on the basis of being compatible with the existing system, the existing mapping of the PSS and the SSS is modified, so that the existing PSS and SSS can be borne by fewer OFDM symbols as far as possible, and the downlink occupied resources can be saved.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Fig. 2 is a schematic flow chart of a method for sending a synchronization signal according to an embodiment of the present invention, as shown in fig. 2, the method includes the following steps:
200, generating synchronous signals according to a preset rule, wherein the synchronous signals at least comprise a primary synchronous signal PSS and a secondary synchronous signal SSS, and cyclic prefixes CP respectively corresponding to the primary synchronous signal PSS and the secondary synchronous signal SSS;
step 201, transmitting the synchronization signal.
In the embodiment of the invention, the network side equipment generates the synchronous signals according to the preset rule, wherein the synchronous signals comprise a primary synchronous signal PSS, a secondary synchronous signal SSS, a cyclic prefix CP arranged in front of the primary synchronous signal PSS, and a cyclic prefix CP arranged in front of the secondary synchronous signal SSS. In the time domain, the secondary synchronization signal SSS is arranged in front of the primary synchronization signal PSS, and the primary synchronization signal PSS is arranged behind the secondary synchronization signal SSS, and in order to meet the frame structure requirements of the LTE D2D system while being compatible with the existing system synchronization signal design as much as possible, simplifying the system design, the embodiments of the present invention provide a new synchronization channel structure, and the primary synchronization signal PSS, the secondary synchronization signal SSS, and the cyclic prefixes CP corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS, respectively, jointly occupy 12 OFDM symbols. On the basis of being compatible with the existing system, the synchronization signal provided by the embodiment of the invention can be carried by using fewer OFDM symbols as far as possible by modifying the existing mapping of the PSS and the SSS so as to save the downlink occupied resources.
Further, the 12 OFDM symbols are mapped to the 6 th OFDM symbol of the second subframe to the 8 th OFDM symbol of the third subframe, respectively.
On the basis of the above method embodiment, the preset rule includes: the primary synchronization signal PSS is divided into 7 segments which are mapped to 7 OFDM symbols respectively; the secondary synchronization signal SSS is divided into 6 segments which are respectively mapped to 6 OFDM symbols; and the cyclic prefixes CP respectively corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS occupy 21 sampling points in total. Specifically, fig. 3 is a schematic diagram of a synchronization signal structure according to an embodiment of the present invention, as shown in fig. 3, a primary synchronization signal PSS is generated by a Zadoff-Chu sequence, and the primary synchronization signal PSS with a length of 62 points is divided into 7 segments, where the length of each segment is 4, 11, and 3 subcarriers, and the segments are respectively mapped onto 7 OFDM symbols, and two ends of each segment are OFDM symbols occupying 4/3 subcarriers. The frequency domain data of 7 OFDM symbols are respectively subjected to 64-point IFFT to generate time domain data of 448 sampling points. Finally, uniformly adding 11 CP points to obtain 459 sampling points. The secondary synchronization signal SSS is formed by interleaving and concatenating two binary sequences with a length of 31, and divides the secondary synchronization signal with a length of 62 points into 6 segments, where each segment has a length of 9, 11, 9 subcarriers, and is mapped to 6 OFDM symbols, and two ends are OFDM symbols occupying 9 subcarriers. And respectively carrying out 64-point IFFT on the frequency domain data of the 6 OFDM symbols to generate time domain data of 384 sampling points. Finally, there are 394 sampling points uniformly added with 10 CP. The auxiliary synchronization signals SSS are arranged in front, the main synchronization signals PSS are arranged behind the auxiliary synchronization signals SSS, and the two synchronization signals are connected end to form 853 sampling points. As can be seen from fig. 3, 12 OFDM symbols occupied by the synchronization signal are mapped to the 6 th OFDM symbol of the second subframe to the 8 th OFDM symbol of the third subframe, respectively.
The PSS and the SSS multiplex sequences used by the base station, but the generation parameters are different, and the relay cell ID is configured by the base station. The main synchronous signal detection can only carry out coherent detection in a time domain, and the design of a terminal receiving module can be simplified by keeping the same with the existing design. After the primary synchronization signal detection is finished, symbol timing and frame timing are finished, secondary synchronization signal detection is carried out on the basis, and frequency domain coherent detection can be carried out.
On the basis of the above method embodiment, the preset rule may further include: the primary synchronization signal PSS is divided into 6 segments which are mapped to 6 OFDM symbols respectively; the secondary synchronization signal SSS is divided into 6 segments which are respectively mapped to 6 OFDM symbols; and the Cyclic Prefixes (CP) respectively corresponding to the Primary Synchronization Signal (PSS) and the Secondary Synchronization Signal (SSS) occupy 85 sampling points in total. Specifically, fig. 4 is a schematic diagram of a synchronization signal structure according to another embodiment of the present invention, as shown in fig. 4, a primary synchronization signal PSS is generated by a Zadoff-Chu sequence, the primary synchronization signal PSS with a length of 62 points is divided into 6 segments, the length of each segment is 9, 11, and 9 subcarriers, and the segments are respectively mapped onto 6 OFDM symbols, and two ends of each segment are OFDM symbols occupying 9 subcarriers. And respectively carrying out 64-point IFFT on the frequency domain data of the 6 OFDM symbols to generate time domain data of 384 sampling points. Finally, the 43 CP points are uniformly added to obtain 427 sampling points. Two binary sequences with the length of 31 are connected in a staggered and serial mode to form a secondary synchronization signal with the length of 62 points, the signal with the length of 62 points is divided into 6 sections, the length of each section is 9, 11 and 9 subcarriers, the two sections are respectively mapped to 6 OFDM symbols, and the two ends of each section are the OFDM symbols occupying 9 subcarriers. And respectively carrying out 64-point IFFT on the frequency domain data of the 6 OFDM symbols to generate time domain data of 384 sampling points, and finally uniformly adding 42-point CP to obtain 426 sampling points. The auxiliary synchronization signals SSS are arranged in front, the main synchronization signals PSS are arranged behind the auxiliary synchronization signals SSS, and the two synchronization signals are connected end to form 853 sampling points.
On the basis of the above method embodiment, the preset rule may further include: the primary synchronization signal PSS is divided into 6 segments which are mapped to 6 OFDM symbols respectively; the secondary synchronization signal SSS is divided into 7 segments which are respectively mapped to 7 OFDM symbols; and the cyclic prefixes CP respectively corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS occupy 21 sampling points in total. Specifically, fig. 5 is a schematic diagram of a synchronization signal structure according to still another embodiment of the present invention, as shown in fig. 5, a primary synchronization signal PSS is generated by a Zadoff-Chu sequence, the primary synchronization signal PSS with a length of 62 points is divided into 6 segments, the length of each segment is 9, 11, and 9 subcarriers, and the segments are respectively mapped onto 6 OFDM symbols, and two ends of each segment are OFDM symbols occupying 9 subcarriers. And respectively carrying out 64-point IFFT on the frequency domain data of the 6 OFDM symbols to generate time domain data of 384 sampling points. Finally, uniformly adding 11 CP points to make 395 sampling points. Two binary sequences with the length of 31 are connected in an interlaced and serial mode to form a secondary synchronization signal with the length of 62 points, the signal with the length of 62 points is divided into 7 sections, the length of each section is respectively 4, 11, and 3 subcarriers, the two sections are respectively mapped to 7 OFDM symbols, and the two ends of each section are the OFDM symbols occupying 4/3 subcarriers. The frequency domain data of 7 OFDM symbols are respectively subjected to 64-point IFFT to generate time domain data of 448 sampling points. Finally, uniformly adding 10 CP points to obtain 458 sampling points. The auxiliary synchronization signals SSS are arranged in front, the main synchronization signals PSS are arranged behind the auxiliary synchronization signals SSS, and the two synchronization signals are connected end to form 853 sampling points.
On the basis of the above method embodiment, the synchronization signal may include, in addition to a primary synchronization signal PSS and a secondary synchronization signal SSS, cyclic prefixes CP corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS, respectively, and a guard interval GP between the primary synchronization signal PSS and an uplink signal. Correspondingly, the primary synchronization signal PSS, the secondary synchronization signal SSS, the cyclic prefixes CP corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS, respectively, and the guard interval GP jointly occupy 12 OFDM symbols.
On the basis of the above method embodiment, the preset rule includes: the primary synchronization signal PSS is divided into 7 segments which are mapped to 7 OFDM symbols respectively; the secondary synchronization signal SSS is divided into 6 segments which are respectively mapped to 6 OFDM symbols; and the cyclic prefixes CP and the guard intervals GP respectively corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS occupy 21 sampling points in total. Specifically, fig. 6 is a schematic diagram of a synchronization signal structure according to still another embodiment of the present invention, as shown in fig. 6, a primary synchronization signal PSS is generated by a Zadoff-Chu sequence, the primary synchronization signal PSS with a length of 62 points is divided into 7 segments, each segment has a length of 4, 11, and 3 subcarriers, and is mapped to 7 OFDM symbols, and two ends of the OFDM symbols occupy 4/3 subcarriers. The frequency domain data of 7 OFDM symbols are respectively subjected to 64-point IFFT to generate time domain data of 448 sampling points. Finally, 461 sample points are uniformly added with 9-point CP and 4-point GP. The secondary synchronization signal SSS is formed by interleaving and concatenating two binary sequences with a length of 31, the secondary synchronization signal SSS with a length of 62 points is divided into 6 segments, the length of each segment is 9, 11, 9 subcarriers, and each segment is mapped to 6 OFDM symbols, and OFDM symbols occupying 9 subcarriers are arranged at two ends. And respectively carrying out 64-point IFFT on the frequency domain data of the 6 OFDM symbols to generate time domain data of 384 sampling points. Finally, add 8 CP uniformly for 392 samples. The auxiliary synchronization signals SSS are arranged in front, the main synchronization signals PSS are arranged behind the auxiliary synchronization signals SSS, and the two synchronization signals are connected end to form 853 sampling points. It is understood that the synchronization signal structure shown in fig. 3 is a specific example of the synchronization signal structure shown in fig. 6, i.e., GP is 0.
On the basis of the above method embodiment, the preset rule includes: the primary synchronization signal PSS is divided into 6 segments which are mapped to 6 OFDM symbols respectively; the secondary synchronization signal SSS is divided into 6 segments which are respectively mapped to 6 OFDM symbols; the cyclic prefixes CP and the guard intervals GP respectively corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS occupy 85 sampling points in total. Specifically, fig. 7 is a schematic diagram of a synchronization signal structure according to another embodiment of the present invention, as shown in fig. 7, a primary synchronization signal PSS is generated by a Zadoff-Chu sequence, the primary synchronization signal PSS with a length of 62 points is divided into 6 segments, the length of each segment is 9, 11, and 9 subcarriers, and each segment is mapped to 6 OFDM symbols, and two ends are OFDM symbols occupying 9 subcarriers. And respectively carrying out 64-point IFFT on the frequency domain data of the 6 OFDM symbols to generate time domain data of 384 sampling points. Finally, 449 sampling points are uniformly added for 21-point CP and 44-point GP. Two binary sequences with the length of 31 are connected in a staggered and serial mode to form a secondary synchronization signal with the length of 62 points, the signal with the length of 62 points is divided into 6 sections, the length of each section is 9, 11 and 9 subcarriers, the two sections are respectively mapped to 6 OFDM symbols, and the two ends of each section are the OFDM symbols occupying 9 subcarriers. And respectively carrying out 64-point IFFT on the frequency domain data of the 6 OFDM symbols to generate time domain data of 384 sampling points, and finally uniformly adding 20 CP points to obtain 404 sampling points. The auxiliary synchronization signals SSS are arranged in front, the main synchronization signals PSS are arranged behind the auxiliary synchronization signals SSS, and the two synchronization signals are connected end to form 853 sampling points. It is understood that the synchronization signal structure shown in fig. 4 is a specific example of the synchronization signal structure shown in fig. 7, i.e., GP is 0.
On the basis of the above method embodiment, the preset rule includes: the primary synchronization signal PSS is divided into 6 segments which are mapped to 6 OFDM symbols respectively; the secondary synchronization signal SSS is divided into 7 segments which are respectively mapped to 7 OFDM symbols; and the cyclic prefixes CP and the guard intervals GP respectively corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS occupy 21 sampling points in total. Specifically, fig. 8 is a schematic diagram of a synchronization signal structure according to another embodiment of the present invention, as shown in fig. 8, a primary synchronization signal PSS is generated by a Zadoff-Chu sequence, the primary synchronization signal PSS with a length of 62 points is divided into 6 segments, the length of each segment is 9, 11, and 9 subcarriers, and each segment is mapped to 6 OFDM symbols, and two ends are OFDM symbols occupying 9 subcarriers. And respectively carrying out 64-point IFFT on the frequency domain data of the 6 OFDM symbols to generate time domain data of 384 sampling points. Finally, 461 are added uniformly with 9-point CP and 4-point GP. Two binary sequences with the length of 31 are connected in an interlaced and serial mode to form a secondary synchronization signal with the length of 62 points, the signal with the length of 62 points is divided into 7 sections, the length of each section is respectively 4, 11, and 3 subcarriers, the two sections are respectively mapped to 7 OFDM symbols, and the two ends of each section are the OFDM symbols occupying 4/3 subcarriers. The frequency domain data of 7 OFDM symbols are respectively subjected to 64-point IFFT to generate time domain data of 448 sampling points. Finally, add 8 CP uniformly for 392 samples. The auxiliary synchronization signals SSS are arranged in front, the main synchronization signals PSS are arranged behind the auxiliary synchronization signals SSS, and the two synchronization signals are connected end to form 853 sampling points. It is understood that the synchronization signal structure shown in fig. 5 is a specific example of the synchronization signal structure shown in fig. 8, i.e., GP is 0.
The above embodiments only provide several practical examples to satisfy the structural requirement that the downlink of the LTE D2D system frame occupies 12 symbols, but are not limited thereto. On the basis of being compatible with the existing system, the synchronization signal provided by the embodiment of the invention can be carried by using fewer OFDM symbols as far as possible by modifying the existing mapping of the PSS and the SSS so as to save the downlink occupied resources.
Fig. 9 is a schematic diagram of a synchronization signal transmitting apparatus according to an embodiment of the present invention, and as shown in fig. 9, the apparatus includes afirst processing module 901 and asecond processing module 902, where thefirst processing module 901 is configured to generate synchronization signals according to a preset rule, where the synchronization signals at least include a primary synchronization signal PSS and a secondary synchronization signal SSS, and cyclic prefixes CP corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS, respectively; thesecond processing module 902 is configured to send the synchronization signal; the primary synchronization signal PSS, the secondary synchronization signal SSS, and the cyclic prefixes CP corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS respectively occupy 12 OFDM symbols together.
The embodiment of the apparatus may be specifically configured to execute the embodiment of the method, and specific functions are described in the embodiment of the method for details, which are not described herein again. .
Fig. 10 is a schematic physical structure diagram of an electronic device according to an embodiment of the present invention, and as shown in fig. 10, the electronic device may include: a processor (processor)1010, a communication Interface (Communications Interface)1020, a memory (memory)1030, and a communication bus 1040, wherein the processor 1010, thecommunication Interface 100, and the memory 1030 communicate with each other via the communication bus 1040. Processor 1010 may invoke a computer program stored on memory 1030 and executable on processor 1010 to perform the transmission methods provided by the various embodiments described above, including, for example: generating a synchronization signal according to a preset rule, wherein the synchronization signal at least comprises a primary synchronization signal PSS and a secondary synchronization signal SSS, and cyclic prefixes CP respectively corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS; transmitting the synchronization signal; the primary synchronization signal PSS, the secondary synchronization signal SSS, and the cyclic prefixes CP corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS respectively occupy 12 OFDM symbols together.
Furthermore, the logic instructions in the memory 1030 can be implemented in software functional units and stored in a computer readable storage medium when the logic instructions are sold or used as independent products. Based on such understanding, the technical solutions of the embodiments of the present invention may be essentially implemented or make a contribution to the prior art, or may be implemented in the form of a software product stored in a storage medium and including instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the methods described in the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
Embodiments of the present invention further provide a non-transitory computer-readable storage medium, on which a computer program is stored, where the computer program is implemented to perform the transmission method provided in the foregoing embodiments when executed by a processor, and the method includes: generating a synchronization signal according to a preset rule, wherein the synchronization signal at least comprises a primary synchronization signal PSS and a secondary synchronization signal SSS, and cyclic prefixes CP respectively corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS; transmitting the synchronization signal; the primary synchronization signal PSS, the secondary synchronization signal SSS, and the cyclic prefixes CP corresponding to the primary synchronization signal PSS and the secondary synchronization signal SSS respectively occupy 12 OFDM symbols together.
The above-described embodiments of the apparatus are merely illustrative, and the units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of the present embodiment. One of ordinary skill in the art can understand and implement it without inventive effort.
Through the above description of the embodiments, those skilled in the art will clearly understand that each embodiment can be implemented by software plus a necessary general hardware platform, and certainly can also be implemented by hardware. With this understanding in mind, the above-described technical solutions may be embodied in the form of a software product, which can be stored in a computer-readable storage medium such as ROM/RAM, magnetic disk, optical disk, etc., and includes instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to execute the methods described in the embodiments or some parts of the embodiments.
Finally, it should be noted that: the above examples are only intended to illustrate the technical solution of the present invention, but not to limit it; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.