CN111209247A

Movatterモバイル変換

Info

Publication number: CN111209247A
Application number: CN201911398828.6A
Authority: CN
Inventors: 古生霖; 王黎明; 孟智凯; 贾红; 陈维新; 韦嶔; 程显志
Original assignee: XI'AN INTELLIGENCE SILICON TECHNOLOGY Inc
Current assignee: XI'AN INTELLIGENCE SILICON TECHNOLOGY Inc
Priority date: 2019-12-30
Filing date: 2019-12-30
Publication date: 2020-05-29

Abstract

Translated fromChinese

本发明公开了一种集成电路计算设备，包括：第一处理模块，用于接收并处理RISC‑V指令集指令；第二处理模块，连接所述第一处理模块；第一总线，连接所述第一处理模块和所述第二处理模块；以及连接所述第一处理模块的第一端口和连接所述第二处理模块的第二端口。本发明实施例通过在FPGA芯片中嵌入RISC‑V架构处理器硬核，使得FPGA芯片开发人员可以根据需要灵活的对处理器内核进行调整，从而增强了FPGA芯片的计算能力且保证设备面积小、功耗低、制造成本低。

The invention discloses an integrated circuit computing device, comprising: a first processing module for receiving and processing RISC-V instruction set instructions; a second processing module for connecting the first processing module; and a first bus for connecting the a first processing module and the second processing module; and a first port connecting the first processing module and a second port connecting the second processing module. In the embodiment of the present invention, by embedding the RISC-V architecture processor hard core in the FPGA chip, the FPGA chip developer can flexibly adjust the processor core as required, thereby enhancing the computing capability of the FPGA chip and ensuring that the device area is small, Low power consumption and low manufacturing cost.

Description

Integrated circuit computing device and computing processing system

Technical Field

The invention belongs to the field of system-level chip design, and particularly relates to integrated circuit computing equipment and a computing processing system.

Background

Currently, in an FPGA (Field Programmable Gate Array) design, a processor hard core or a processor soft core is usually embedded, that is, an ASIC (application specific Integrated Circuit) Circuit of a processor is embedded inside an FPGA chip, or a processor is implemented on a Programmable logic of an FPGA in a manner of an HDL (Hardware description language) program code.

However, FPGAs with embedded processor hardcores are commercial IP cores such as ARM (Advanced RISC Machine), PowerPC, etc., and the use of commercial IP greatly increases the use cost of the FPGA user, on one hand, the cost of the FPGA itself is increased, and on the other hand, when the user wants to convert the design on the FPGA into an ASIC (Application specific integrated Circuit) design, the user still needs to pay extra IP use cost; secondly, the internal design details of most commercial IP cores (internal Property cores) are invisible, which cannot meet the requirements of application scenes (such as security scenes of national defense and military industry) with the requirement that the chips are completely safe and controllable; third, commercial IPs have poor design flexibility and, once a certain IP is selected, subsequent product upgrades are limited by IP capabilities. The FPGA using the soft core needs to occupy logic resources on the FPGA when the soft core is implemented, and occupies a large power consumption, a large area, and a lower computing power compared with the hard core, so that the FPGA cannot meet application requirements of high precision and high real-time performance, and is relatively poor in practicability.

Disclosure of Invention

In order to solve the above problems in the prior art, the present invention provides an integrated circuit computing device and a computing processing system. The technical problem to be solved by the invention is realized by the following technical scheme:

an embodiment of the present invention provides an integrated circuit computing device, including:

the first processing module is used for receiving and processing the RISC-V instruction set instruction;

the second processing module is connected with the first processing module;

a first bus connecting the first processing module and the second processing module;

and a first port connected to the first processing module and a second port connected to the second processing module.

In one embodiment, the first processing module comprises:

RISC-V instruction set processor, memory cell, peripheral extension unit; and the RISC-V instruction set processor is used for interconnecting the storage unit and the peripheral extension unit through a second bus interface.

In one embodiment, the apparatus further comprises:

and the debugging port is connected with the first processing module and the second processing module.

In one embodiment, the first processing module further comprises: and the first test access interface is connected with the RISC-V instruction set processor and the debugging port.

In one embodiment, the first test access interface is a JTAG interface.

In one embodiment, the second processing module comprises:

the programmable logic gate array is connected with the configuration block, the configuration block is connected with the second test access interface, and the second test access interface is connected with the debugging port.

In one embodiment, the second test access interface is a JTAG interface.

In one embodiment, the first bus interface protocol and the second bus interface protocol each include an AMBA protocol or a TileLink protocol.

In one embodiment, the RISC-V instruction set processor includes a CPU, GPU, DSP, or hardware accelerator.

An embodiment of the present invention also provides a computing processing system, which includes a host and the integrated circuit computing device coupled to the host.

Compared with the prior art, the invention has the beneficial effects that:

according to the embodiment of the invention, the RISC-V architecture hard core processor is embedded in the FPGA chip, so that an FPGA chip developer can flexibly adjust the processor core according to the requirement, thereby enhancing the computing capability of the FPGA chip and ensuring small equipment area, low power consumption and low manufacturing cost.

Drawings

FIG. 1 is a block diagram of an integrated circuit computing device module according to an embodiment of the present invention;

fig. 2 is a schematic diagram of a design of an integrated circuit computing device according to an embodiment of the present invention.

Detailed Description

The present invention will be described in further detail with reference to specific examples, but the embodiments of the present invention are not limited thereto.

Example one

Referring to fig. 1, fig. 1 is a block diagram of an integrated circuit computing device module according to an embodiment of the present invention, including:

the first processing module 1 is used for receiving and processing the instruction of the RISC-V instruction set;

the second processing module 2 is connected with the first processing module;

afirst bus 3 connecting the first processing module and the second processing module;

and a first port 4 connected to the first process module 1 and a second port 5 connected to the second process module 2.

With continued reference to fig. 2, in one embodiment, the first processing module 1 includes:

RISC-V instruction set processor 11,memory unit 12,peripheral extension unit 13; the risc processor 11 interconnects thememory unit 12 and theperipheral expansion unit 13 via a second bus interface 14.

RISC-V is an open source instruction set architecture which has emerged in recent years, the RISC-V is completely open source, the architecture is simple, the performance is superior, the lifting space is large, and the RISC-V processor has a complete tool chain, the architecture of the RISC-V processor can be flexibly adjusted according to different applications, for example, a multiplication instruction set (RV32M), a single-precision floating-point operation instruction set (RV32F), a double-precision floating-point operation instruction set (RV32D) and the like can be added on the RV32I basic instruction set of the RISC-V.

The first processing module is a system on chip using RISC-V instruction set for the core processor, which can be CPUBlock, and the inner part is integrated with RISC-V instruction set processor hard core. The second processing module is an FPGA Block. Of course, in other embodiments, the processor in the first processing module may also be a circuit such as a GPU, a DSP, or a hardware accelerator that employs a RISC-V architecture.

In one embodiment, the apparatus further comprises:

adebug port 6 connecting said first processing module 1 and said second processing module 2. Of course, the first processing module and the second processing module may be accessed or debugged through the same port, or may be accessed or debugged through different ports.

In a specific embodiment, the first processing module 1 further includes: a firsttest access interface 15 connecting the risc processor 11 and thedebug port 6.

In one embodiment, the firsttest access interface 15 is a JTAG interface.

In a specific embodiment, the second processing module 2 includes:

the device comprises a programmablelogic gate array 21, aconfiguration block 22 and a secondtest access interface 23, wherein the programmablelogic gate array 21 is connected with theconfiguration block 22, theconfiguration block 22 is connected with the secondtest access interface 23, and the secondtest access interface 23 is connected with thedebugging port 6.

In one embodiment, the secondtest access interface 23 is a JTAG interface (Joint test action Group).

In a specific embodiment, thefirst bus 3 interface protocol and the second bus 4 interface protocol each include an AMBA protocol bus or a TileLink protocol bus.

In one application scenario, the host is coupled to adebug port 6 of the FPGA chip via a wire. After the FPGA is powered on, the host computer uses FPGA development software to write configuration data of the FPGA into theconfiguration block 22 through thetest access interface 23, and theconfiguration block 22 rewrites programmable logic of the FPGA to a state specified by a user by using the configuration data. In addition, the host writes programs (instructions) to be executed by the RISC-V instruction set processor 11 to thememory unit 12 through thetest access interface 15. The program executed here may be a complicated program such as a floating point operation and a signal processing, or may be a simple program for controlling theperipheral extension unit 13. The RISC-V instruction set processor 11 may be a dedicated processor designed, optimized and adjusted for a specific program, and can efficiently complete various control or calculation functions required by a user while ensuring low power consumption and cost.

After the configuration of theconfiguration block 22 and the writing to thememory unit 12 are completed, the RISC-V instruction set processor 11 reads the instruction held in thememory unit 12 and executes it. The various control or calculation functions required by the user will be implemented by the first processing module 1 alone or by the first processing module 1 and the array ofprogrammable logic gates 21 together, depending on the actual situation.

The embodiment of the invention enables the FPGA chip to flexibly adjust the processor kernel according to the requirement by embedding the RISC-V architecture processor hard core in the FPGA chip, thereby enhancing the computing capability, ensuring small equipment area and low power consumption, and reducing the use cost of the chip.

Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature. In the description of the present invention, "a plurality" means two or more unless specifically defined otherwise.

While the present application has been described in connection with various embodiments, other variations to the disclosed embodiments can be understood and effected by those skilled in the art in practicing the claimed application, from a review of the drawings, the disclosure, and the appended claims. In the claims, the word "comprising" does not exclude other elements or steps, and the word "a" or "an" does not exclude a plurality. A single processor or other unit may fulfill the functions of several items recited in the claims. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

As will be appreciated by one skilled in the art, embodiments of the present application may be provided as a method, apparatus (device), or computer program product. Accordingly, this application may take the form of an entirely hardware embodiment, an entirely software embodiment, or an embodiment combining software and hardware aspects that may all generally be referred to herein as a "module" or "system. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein. A computer program stored/distributed on a suitable medium supplied together with or as part of other hardware, may also take other distributed forms, such as via the Internet or other wired or wireless telecommunication systems.

The foregoing is a more detailed description of the invention in connection with specific preferred embodiments and it is not intended that the invention be limited to these specific details. For those skilled in the art to which the invention pertains, several simple deductions or substitutions can be made without departing from the spirit of the invention, and all shall be considered as belonging to the protection scope of the invention.