CN111177035A - Peripheral processing device and method and electronic equipment - Google Patents
Peripheral processing device and method and electronic equipmentDownload PDFInfo
- Publication number
- CN111177035A CN111177035ACN201911340000.5ACN201911340000ACN111177035ACN 111177035 ACN111177035 ACN 111177035ACN 201911340000 ACN201911340000 ACN 201911340000ACN 111177035 ACN111177035 ACN 111177035A
- Authority
- CN
- China
- Prior art keywords
- peripheral
- interface
- main control
- control chip
- equipment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000002093peripheral effectEffects0.000titleclaimsabstractdescription287
- 238000000034methodMethods0.000titleclaimsdescription5
- 230000003993interactionEffects0.000claimsabstractdescription27
- 238000003672processing methodMethods0.000claimsabstractdescription10
- 238000003780insertionMethods0.000claimsdescription19
- 230000037431insertionEffects0.000claimsdescription19
- 238000004891communicationMethods0.000abstractdescription4
- 238000010586diagramMethods0.000description6
- 238000001514detection methodMethods0.000description3
- 238000005516engineering processMethods0.000description2
- 238000006467substitution reactionMethods0.000description1
Images
Classifications
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/102—Program control for peripheral devices where the programme performs an interfacing function, e.g. device driver
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0042—Universal serial bus [USB]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- Information Transfer Systems (AREA)
- Power Sources (AREA)
Abstract
Description
Technical Field
The present invention relates to the field of communications technologies, and in particular, to a peripheral processing apparatus and method, and an electronic device.
Background
At present, electronic equipment based on a high-pass platform only has one peripheral interface, and generally adopts Hub (multi-port repeater) to expand the peripheral interface, otherwise, peripherals such as charging equipment, earphones, USB (Universal Serial Bus) and the like cannot be used simultaneously, and the electronic equipment is very inconvenient.
Disclosure of Invention
The invention aims to provide a peripheral processing device, a peripheral processing method and an electronic device, which can enable the electronic device to have a plurality of peripheral interfaces and facilitate the use of the electronic device by a user.
Embodiments of the invention may be implemented as follows:
in a first aspect, an embodiment provides a peripheral processing apparatus, including a main control chip, a plurality of interface control modules and a plurality of peripheral interfaces, where the plurality of interface control modules are respectively electrically connected to the plurality of peripheral interfaces in a one-to-one correspondence, the main control chip is electrically connected to the plurality of interface control modules and the plurality of peripheral interfaces, and the plurality of peripheral interfaces are connected to a peripheral in a pluggable manner;
the peripheral interface is used for sending type identification information of the peripheral to the main control chip when the peripheral is inserted;
the main control chip is used for determining the equipment type of the peripheral equipment according to the type identification information and performing data interaction with the peripheral equipment inserted into the peripheral equipment interface in a data format corresponding to the equipment type through the target interface control module, wherein the target interface control module is electrically connected with the peripheral equipment interface.
In an optional implementation manner, when the type identification information represents an audio device and the data format is audio data, the main control chip is further configured to perform data interaction between the audio data and the peripheral device through the target interface control module.
In an optional embodiment, the peripheral interface is further configured to send positive and negative insertion identification information to the main control chip through the target interface control module;
the main control chip is used for judging the insertion mode of the peripheral according to the positive and negative insertion identification information, and if the peripheral is set to be positively inserted, audio data interaction is carried out with the peripheral inserted into the peripheral interface through the target interface control module.
In an optional embodiment, the main control chip is configured to determine whether the positive and negative insertion identification information is within a preset voltage range, and if the positive and negative insertion identification information is within the preset voltage range, determine that the external device is a positive insertion.
In an optional implementation manner, the type identification information includes a first CC signal and a second CC signal, and the main control chip is configured to determine the device type of the peripheral according to logic states of the first CC signal and the second CC signal.
In an optional implementation manner, when the type identification information represents a non-audio data device and the data format is non-audio data, the main control chip is further configured to perform data interaction between the non-audio data and the peripheral device through the target interface control module.
In an optional embodiment, the interface control module includes an audio switch, and the main control chip is electrically connected to the peripheral interface through the audio switch;
the main control chip is used for controlling an audio switch of the target interface control module to be in a conducting state after determining the equipment type of the peripheral equipment according to the type identification information, and performing data interaction with the peripheral equipment inserted into the peripheral equipment interface through the audio switch.
In an optional embodiment, the peripheral processing apparatus further includes a plurality of logic control modules, the plurality of logic control modules are respectively electrically connected to the plurality of peripheral interfaces in a one-to-one correspondence, and the plurality of logic control modules are electrically connected to the main control chip;
the logic control module is used for generating target determination information according to type identification information sent by a peripheral interface electrically connected with the logic control module and transmitting the target determination information to the main control chip;
the main control chip is used for determining the target interface control module according to the target determination information.
In a second aspect, an embodiment provides a peripheral processing method, which is applied to a main control chip, where the main control chip is electrically connected to a plurality of interface control modules and a plurality of peripheral interfaces, the plurality of peripheral interfaces are electrically connected to the plurality of peripheral interfaces in a one-to-one correspondence, and the plurality of peripheral interfaces are connected to a peripheral in a pluggable manner, where the method includes:
when the peripheral is inserted into the peripheral interface, acquiring the type identification information of the peripheral sent by the peripheral interface;
and determining the equipment type of the peripheral equipment according to the type identification information, and performing data interaction with the peripheral equipment inserted into the peripheral equipment interface through the target interface control module in a data format corresponding to the equipment type, wherein the target interface control module is electrically connected with the peripheral equipment interface.
In a third aspect, an embodiment provides an electronic device, including the peripheral processing apparatus according to any of the foregoing embodiments.
The peripheral processing device comprises a main control chip, a plurality of interface control modules and a plurality of peripheral interfaces, wherein the plurality of interface control modules are respectively and correspondingly electrically connected with the plurality of peripheral interfaces one by one, the main control chip is electrically connected with the plurality of interface control modules and the plurality of peripheral interfaces, and the plurality of peripheral interfaces are connected with the peripheral in a pluggable manner. When a peripheral is inserted into the peripheral interface, the peripheral interface sends the type identification information of the peripheral to the main control chip; the main control chip determines the equipment type of the peripheral equipment according to the type identification information, and performs data interaction with the peripheral equipment inserted into the peripheral equipment interface through the target interface control module in a data format corresponding to the equipment type, wherein the target interface control module is electrically connected with the peripheral equipment interface. It can be seen that through the identification of the type identification information by the main control chip and the selection of the interface control module, the data interaction can be performed by selecting the peripheral interfaces inserted with the peripherals from the plurality of peripheral interfaces according to the number of data corresponding to the device type, so that the electronic device can support the work of the plurality of peripheral interfaces, can also support peripherals of different device types, and is convenient to use.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings needed to be used in the embodiments will be briefly described below, it should be understood that the following drawings only illustrate some embodiments of the present invention and therefore should not be considered as limiting the scope, and for those skilled in the art, other related drawings can be obtained according to the drawings without inventive efforts.
Fig. 1 is a schematic application environment diagram of an electronic device according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of a peripheral processing apparatus according to an embodiment of the present invention;
fig. 3 is a schematic structural diagram of another peripheral processing apparatus according to an embodiment of the present invention;
fig. 4 is a flowchart illustrating a peripheral processing method according to an embodiment of the present invention.
Icon: 100-an electronic device; 110-peripheral processing means; 111-a master control chip; 112-interface control module; 113-peripheral interfaces; 114-a logic control module; 115-an interrupt control module; 116-an audio processing module; 200-peripheral equipment.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. The components of embodiments of the present invention generally described and illustrated in the figures herein may be arranged and designed in a wide variety of different configurations.
Thus, the following detailed description of the embodiments of the present invention, presented in the figures, is not intended to limit the scope of the invention, as claimed, but is merely representative of selected embodiments of the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that: like reference numbers and letters refer to like items in the following figures, and thus, once an item is defined in one figure, it need not be further defined and explained in subsequent figures.
In the description of the present invention, it should be noted that if the terms "upper", "lower", "inside", "outside", etc. indicate an orientation or a positional relationship based on that shown in the drawings or that the product of the present invention is used as it is, this is only for convenience of description and simplification of the description, and it does not indicate or imply that the device or the element referred to must have a specific orientation, be constructed in a specific orientation, and be operated, and thus should not be construed as limiting the present invention.
Furthermore, the appearances of the terms "first," "second," and the like, if any, are used solely to distinguish one from another and are not to be construed as indicating or implying relative importance.
It should be noted that the features of the embodiments of the present invention may be combined with each other without conflict.
Referring to fig. 1, a schematic diagram of an applicable environment of anelectronic device 100 according to an embodiment of the present invention is provided, in which theelectronic device 100 includes aperipheral processing apparatus 110, and theperipheral processing apparatus 110 is connected to at least one peripheral 200 in a pluggable manner. Theperipheral processing device 110 is configured to perform data interaction with at least one peripheral 200, and may perform data interaction withperipherals 200 of different data formats.
Theelectronic device 100 may be a notebook, a mobile phone, a tablet computer, a VR (Virtual Reality technology), and the like. The peripheral 200 may be an audio peripheral, a non-audio peripheral, a charging peripheral, or the like, wherein the audio peripheral may be an earphone, the non-audio peripheral may be a USB, and the charging peripheral may be a power bank.
Referring to fig. 2, which is a schematic structural diagram of an implementation of theperipheral processing apparatus 110 shown in fig. 1, theperipheral processing apparatus 110 includes amain control chip 111, a plurality ofinterface control modules 112 and a plurality ofperipheral interfaces 113, the plurality ofinterface control modules 112 are respectively electrically connected to the plurality ofperipheral interfaces 113 in a one-to-one correspondence manner, themain control chip 111 is electrically connected to both the plurality ofinterface control modules 112 and the plurality ofperipheral interfaces 113, and the plurality ofperipheral interfaces 113 are connected to a peripheral 200 in a pluggable manner.
In this embodiment, theperipheral interface 113 is configured to send type identification information of the peripheral 200 to themain control chip 111 when the peripheral 200 is inserted; themain control chip 111 is configured to determine a device type of theperipheral device 200 according to the type identification information, and perform data interaction with theperipheral device 200 inserted into theperipheral interface 113 in a data format corresponding to the device type through the targetinterface control module 112, where the targetinterface control module 112 is electrically connected to theperipheral interface 113.
It is understood that the type identification information is generated by theperipheral device 200 inserted into theperipheral interface 113, and theperipheral interface 113 transmits the type identification information generated by theperipheral device 200 directly to themain control chip 111. And eachperipheral interface 113 is electrically connected to the same input terminal of themain control chip 111, that is, the type identification information transmitted by eachperipheral interface 113 is transmitted to the same input terminal of themain control chip 111. After determining the device type of theperipheral device 200 according to the type identification information, themain control chip 111 controls the targetinterface control module 112 to be in a conducting state, thereby implementing communication with theperipheral device 200 inserted into theperipheral interface 113. The targetinterface control module 112 is aninterface control module 112 electrically connected to aperipheral interface 113 into which the peripheral 200 is inserted.
In the present embodiment, the number of theinterface control modules 112 is the same as the number of theperipheral interfaces 113. The number of theinterface control modules 112 and the number of theperipheral interfaces 113 may be set according to an actual situation, which is not limited herein, and in this embodiment, the number of theinterface control modules 112 and the number of theperipheral interfaces 113 are 2 for example. When the number of the plurality ofinterface control modules 112 and the number of theperipheral interfaces 113 are two, theinterface control module 112 includes a first interface control module and a second interface control module, theperipheral interfaces 113 includes a first peripheral interface and a second peripheral interface, the first interface control module is electrically connected to the first peripheral interface, and the second interface control module is electrically connected to the second peripheral interface. If the first peripheral interface has the peripheral 200 inserted therein, the first peripheral interface transmits the type identification information generated by the peripheral 200 to themain control chip 111, and themain control chip 111 determines the device type of the peripheral 200 according to the similar identification information, determines that the first interface control module is the targetinterface control module 112, and controls the first interface control module to be in a conducting state, thereby realizing communication with the peripheral 200 inserted in the first peripheral interface.
In this embodiment, when the type identification information represents an audio device and the data format is audio data, themain control chip 111 is further configured to perform audio data interaction with theperipheral device 200 through the targetinterface control module 112.
It is understood that when theperipheral device 200 inserted into theperipheral interface 113 is an audio device (e.g., a headset), themain control chip 111 interacts audio data with theperipheral device 200 inserted into theperipheral interface 113 through the targetinterface control module 112.
For example, if the first peripheral interface is inserted into the audio device, themain control chip 111 controls the first interface control module to be in a conducting state, so as to implement audio data interaction with the audio device.
In this embodiment, when the type identification information represents a non-audio data device and the data format is non-audio data, themain control chip 111 is further configured to perform data interaction between the non-audio data and theperipheral device 200 through the targetinterface control module 112.
It is understood that when theperipheral device 200 inserted into theperipheral interface 113 is a non-audio data device (e.g., a usb disk), themain control chip 111 performs non-audio data interaction with theperipheral device 200 inserted into theperipheral interface 113 through the targetinterface control module 112.
In this embodiment, when the type identification information represents a charging device (e.g., a charger), themain control chip 111 is further configured to control the charging module of theelectronic device 100 to charge the charging device.
The type identification information includes a first CC signal and a second CC signal, and themain control chip 111 is configured to determine the device type of the peripheral 200 according to the logic states of the first CC signal and the second CC signal. Theperipheral interface 113 includes a first CC pin and a second CC pin, when the peripheral 200 is inserted into theperipheral interface 113, the first CC pin and the second CC pin of theperipheral interface 113 may receive a first CC signal and a second CC signal generated by the peripheral 200, the first CC pin and the second CC pin of theperipheral interface 113 may transmit the received first CC signal and the received second CC signal to themain control chip 111, and themain control chip 111 determines the device type of the peripheral 200 according to the logic states of the first CC signal and the second CC signal. For example, if the first CC signal and the second CC signal are both low level, the device type is characterized as an audio device; if the first CC signal is high level and the second CC signal is low level, the device type is characterized to be non-audio data device; and if the first CC signal is in a low level and the second CC signal is in a high level, the device type is characterized to be the charging device.
In this embodiment, theperipheral interface 113 is further configured to send positive and negative insertion identification information to themain control chip 111 through the targetinterface control module 112; themain control chip 111 is configured to determine an insertion manner of theperipheral device 200 according to the positive and negative insertion identification information, and perform audio data interaction with theperipheral device 200 inserted into theperipheral interface 113 through the targetinterface control module 112 if theperipheral device 200 is inserted in the positive direction.
It can be understood that themain control chip 111 is configured to determine whether the positive and negative insertion identification information is within a preset voltage range, and if the positive and negative insertion identification information is within the preset voltage range, determine that the peripheral 200 is a positive insertion.
Theperipheral interface 113 includes a first SUB pin and a second SUB pin, and the positive and negative insertion identification information includes first SUB information and second SUB information. After themain control chip 111 performs device type identification according to the type identification information, the first SUB pin and the second SUB pin of theperipheral interface 113 send the first SUB information and the second SUB information to themain control chip 111 through the targetinterface control module 112. If the first SUB pin is an MIC pin, themain control chip 111 may determine whether the first SUB information and the second SUB information are within a preset voltage range, and if the first SUB information is within the preset voltage range and the second SUB information is not within the preset voltage range, determine that theperipheral device 200 is a forward plug. If the first SUB information is not within the predetermined voltage range and the second SUB information is within the predetermined voltage range, it is determined that theperipheral device 200 is reverse-plugged. Themain control chip 111 will perform audio data interaction with the peripheral 200 inserted into theperipheral interface 113 through the targetinterface control module 112 after determining that the peripheral 200 is being inserted.
In this embodiment, theinterface control module 112 includes an audio switch, and themain control chip 111 is electrically connected to theperipheral interface 113 through the audio switch. Themain control chip 111 is configured to control the audio switch of the targetinterface control module 112 to be in a conducting state after determining the device type of theperipheral device 200 according to the type identification information, and perform data interaction with theperipheral device 200 inserted into theperipheral interface 113 through the audio switch.
It is understood that the audio switch may employ the FSA44 series of audio switches. Theperipheral interface 113 may employ a Type-C interface.
Referring to fig. 3, which is another implementable structural schematic diagram of theperipheral processing device 110 according to the embodiment of the present invention, theperipheral processing device 110 shown in fig. 3 further includes a plurality oflogic control modules 114 on the basis of theperipheral processing device 110 shown in fig. 2, the plurality oflogic control modules 114 are respectively electrically connected to the plurality ofperipheral interfaces 113 in a one-to-one correspondence, and the plurality oflogic control modules 114 are electrically connected to themain control chip 111.
In this embodiment, thelogic control module 114 is configured to generate target determination information according to the type identification information sent by theperipheral interface 113 electrically connected to thelogic control module 114, and transmit the target determination information to themain control chip 111; themain control chip 111 is configured to determine the targetinterface control module 112 according to the target determination information.
It can be understood that the number of the plurality oflogic control modules 114 is the same as the number of the plurality ofperipheral interfaces 113, and when the plurality ofinterface control modules 112, the plurality ofperipheral interfaces 113 and the plurality oflogic control modules 114 are two, the plurality oflogic control modules 114 include a first logic control module and a second logic control module, the first logic control module is electrically connected with themain control chip 111 and the first peripheral interface, and the second logic control module is electrically connected with themain control chip 111 and the second peripheral interface. If the first peripheral interface has the peripheral 200 inserted therein, the first peripheral interface transmits the type identification information generated by the peripheral 200 to the first logic control module, the first logic control module generates first target determination information according to the type identification information sent by the first peripheral interface, and transmits the first target determination information to themain control chip 111, and themain control chip 111 determines that the first interface control module is the targetinterface control module 112 according to the first target determination information. If the second external interface has the peripheral 200 inserted therein, the second external interface transmits the type identification information generated by the peripheral 200 to the second logic control module, the second logic control module generates second target determination information according to the type identification information sent by the second external interface, and transmits the second target determination information to themain control chip 111, and themain control chip 111 determines that the second interface control module is the targetinterface control module 112 according to the second target determination information.
In this embodiment, thelogic control module 114 may adopt a logic control chip of ANX74 series.
As shown in fig. 3, theperipheral processing device 110 further includes an interrupt control module 115 and anaudio processing module 116, themain control chip 111 is electrically connected to theaudio processing module 116, theaudio processing module 116 is electrically connected to the interrupt control module 115 and the plurality ofinterface control modules 112, and the interrupt control module 115 is electrically connected to the plurality ofinterface control modules 112. The interrupt control module 115 is configured to convert an interrupt signal sent by theinterface control module 112 into an interrupt detection signal, and send the interrupt detection signal to theaudio processing module 116, where the interrupt signal is sent by theperipheral interface 113 into which the peripheral 200 is inserted. Theaudio processing module 116 is configured to initiate an audio device identification function according to the interrupt detection signal. It can be seen that the peripheral processing means 110 may also enable identification of the device type of the peripheral 200 by means of the interrupt control module 115 and theaudio processing module 116.
In this embodiment,audio processing module 116 may employ a WCD93 family chip. Themain control chip 111 is a system chip of theelectronic device 100, and may adopt a CPU. Theperipheral processing device 110 may be applied to a high-pass platform, or may be applied to other platforms that only support the limitation of oneperipheral interface 113.
Fig. 4 is a schematic flow chart of a peripheral processing method according to an embodiment of the present invention. The peripheral processing method can be applied to themain control chip 111 shown in fig. 2, and it should be noted that the peripheral processing method according to the present invention is not limited by the specific sequence shown in fig. 4 and described below. It should be understood that in other embodiments, the order of some steps in the peripheral processing method according to the present invention may be interchanged according to actual needs, or some steps may be omitted or deleted. The specific flow shown in fig. 4 will be described in detail below.
Step S101, when a peripheral is inserted into the peripheral interface, obtaining the type identification information of the peripheral sent by the peripheral interface.
And S102, determining the equipment type of the peripheral equipment according to the type identification information, and performing data interaction with the peripheral equipment inserted into the peripheral equipment interface in a data format corresponding to the equipment type through a target interface control module, wherein the target interface control module is electrically connected with the peripheral equipment interface.
It is understood that the descriptions of themain control chip 111 in the above steps S101 and S102 can be referred to.
In summary, embodiments of the present invention provide a peripheral processing apparatus, a peripheral processing method, and an electronic device, where the peripheral processing apparatus includes a main control chip, a plurality of interface control modules, and a plurality of peripheral interfaces, the plurality of interface control modules are respectively electrically connected to the plurality of peripheral interfaces in a one-to-one correspondence, the main control chip is electrically connected to the plurality of interface control modules and the plurality of peripheral interfaces, and the plurality of peripheral interfaces are connected to a peripheral in a pluggable manner. When a peripheral is inserted into the peripheral interface, the peripheral interface sends the type identification information of the peripheral to the main control chip; the main control chip determines the equipment type of the peripheral equipment according to the type identification information, and performs data interaction with the peripheral equipment inserted into the peripheral equipment interface through the target interface control module in a data format corresponding to the equipment type, wherein the target interface control module is electrically connected with the peripheral equipment interface. It is visible, through main control chip to type identification information's discernment, and interface control module's selection, can realize selecting from a plurality of peripheral hardware interfaces to insert the peripheral hardware interface that is equipped with the peripheral hardware and carry out data interaction with the data number that equipment type corresponds, make electronic equipment not only can support the work of a plurality of peripheral hardware interfaces, and can also support the peripheral hardware of different equipment types, when using audio equipment, can also charge to battery charging outfit, make electronic equipment's function more complete, convenience of customers's use more.
The above description is only for the specific embodiment of the present invention, but the scope of the present invention is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present invention are included in the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the appended claims.
Claims (10)
1. The peripheral processing device is characterized by comprising a main control chip, a plurality of interface control modules and a plurality of peripheral interfaces, wherein the interface control modules are electrically connected with the peripheral interfaces in a one-to-one correspondence manner, the main control chip is electrically connected with the interface control modules and the peripheral interfaces, and the peripheral interfaces are connected with peripherals in a pluggable manner;
the peripheral interface is used for sending type identification information of the peripheral to the main control chip when the peripheral is inserted;
the main control chip is used for determining the equipment type of the peripheral equipment according to the type identification information and performing data interaction with the peripheral equipment inserted into the peripheral equipment interface in a data format corresponding to the equipment type through a target interface control module, wherein the target interface control module is electrically connected with the peripheral equipment interface.
2. The peripheral processing apparatus according to claim 1, wherein when the type identification information represents an audio device and the data format is audio data, the main control chip is further configured to interact with the peripheral through the target interface control module.
3. The peripheral processing apparatus according to claim 2, wherein the peripheral interface is further configured to send positive and negative insertion identification information to the main control chip through the target interface control module;
the main control chip is used for judging the insertion mode of the peripheral according to the positive and negative insertion identification information, and if the peripheral is set to be positively inserted, audio data interaction is carried out with the peripheral inserted into the peripheral interface through the target interface control module.
4. The peripheral processing device according to claim 3, wherein the main control chip is configured to determine whether the positive and negative insertion identification information is within a preset voltage range, and determine that the external device is a positive insertion if the positive and negative insertion identification information is within the preset voltage range.
5. The peripheral processing apparatus according to claim 1, wherein the type identification information includes a first CC signal and a second CC signal, and the main control chip is configured to determine the device type of the peripheral according to logic states of the first CC signal and the second CC signal.
6. The peripheral processing apparatus according to claim 1, wherein when the type identification information represents a non-audio data device and the data format is non-audio data, the main control chip is further configured to perform data interaction between the non-audio data and the peripheral through the target interface control module.
7. The peripheral processing device according to claim 1, wherein the interface control module includes an audio switch, and the main control chip is electrically connected to the peripheral interface through the audio switch;
the main control chip is used for controlling an audio switch of the target interface control module to be in a conducting state after determining the equipment type of the peripheral equipment according to the type identification information, and performing data interaction with the peripheral equipment inserted into the peripheral equipment interface through the audio switch.
8. The peripheral processing device according to claim 1, further comprising a plurality of logic control modules, wherein the plurality of logic control modules are respectively electrically connected to the plurality of peripheral interfaces in a one-to-one correspondence, and the plurality of logic control modules are electrically connected to the main control chip;
the logic control module is used for generating target determination information according to type identification information sent by a peripheral interface electrically connected with the logic control module and transmitting the target determination information to the main control chip;
the main control chip is used for determining the target interface control module according to the target determination information.
9. The peripheral processing method is applied to a main control chip, the main control chip is electrically connected with a plurality of interface control modules and a plurality of peripheral interfaces, the plurality of peripheral interfaces are electrically connected with the plurality of peripheral interfaces in a one-to-one correspondence mode, and the plurality of peripheral interfaces are connected with a peripheral in a pluggable mode, and the method comprises the following steps:
when the peripheral is inserted into the peripheral interface, acquiring the type identification information of the peripheral sent by the peripheral interface;
and determining the equipment type of the peripheral equipment according to the type identification information, and performing data interaction with the peripheral equipment inserted into the peripheral equipment interface in a data format corresponding to the equipment type through a target interface control module, wherein the target interface control module is electrically connected with the peripheral equipment interface.
10. An electronic device, characterized in that it comprises a peripheral processing means according to any of claims 1-8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911340000.5ACN111177035B (en) | 2019-12-23 | 2019-12-23 | Peripheral processing device, method and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911340000.5ACN111177035B (en) | 2019-12-23 | 2019-12-23 | Peripheral processing device, method and electronic equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111177035Atrue CN111177035A (en) | 2020-05-19 |
| CN111177035B CN111177035B (en) | 2024-01-16 |
Family
ID=70652059
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911340000.5AActiveCN111177035B (en) | 2019-12-23 | 2019-12-23 | Peripheral processing device, method and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111177035B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116560760A (en)* | 2023-04-28 | 2023-08-08 | 东信和平科技股份有限公司 | Cross-system peripheral operation method, device, equipment and medium based on external HUB |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102819501A (en)* | 2012-08-21 | 2012-12-12 | 天地融科技股份有限公司 | Electronic equipment and data interface type detection method |
| CN203070278U (en)* | 2012-10-15 | 2013-07-17 | 天地融科技股份有限公司 | Electronic signature tool for data transmission by reusing of USB interface |
| CN107277416A (en)* | 2017-07-20 | 2017-10-20 | 青岛海信电器股份有限公司 | television terminal and control method |
| WO2018014471A1 (en)* | 2016-07-20 | 2018-01-25 | 中兴通讯股份有限公司 | Terminal, terminal peripheral, signal sending and receiving method, and data transmission system |
| CN108701106A (en)* | 2016-12-16 | 2018-10-23 | 华为技术有限公司 | A kind of data transmission method and equipment |
| CN108710593A (en)* | 2018-05-24 | 2018-10-26 | 环旭电子股份有限公司 | A kind of method of supplying power to and device based on Type-C connectors |
| CN110309094A (en)* | 2019-06-28 | 2019-10-08 | 联想(北京)有限公司 | Electronic device and control method thereof |
- 2019
- 2019-12-23CNCN201911340000.5Apatent/CN111177035B/enactiveActive
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102819501A (en)* | 2012-08-21 | 2012-12-12 | 天地融科技股份有限公司 | Electronic equipment and data interface type detection method |
| CN203070278U (en)* | 2012-10-15 | 2013-07-17 | 天地融科技股份有限公司 | Electronic signature tool for data transmission by reusing of USB interface |
| WO2018014471A1 (en)* | 2016-07-20 | 2018-01-25 | 中兴通讯股份有限公司 | Terminal, terminal peripheral, signal sending and receiving method, and data transmission system |
| CN108701106A (en)* | 2016-12-16 | 2018-10-23 | 华为技术有限公司 | A kind of data transmission method and equipment |
| CN107277416A (en)* | 2017-07-20 | 2017-10-20 | 青岛海信电器股份有限公司 | television terminal and control method |
| CN108710593A (en)* | 2018-05-24 | 2018-10-26 | 环旭电子股份有限公司 | A kind of method of supplying power to and device based on Type-C connectors |
| CN110309094A (en)* | 2019-06-28 | 2019-10-08 | 联想(北京)有限公司 | Electronic device and control method thereof |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116560760A (en)* | 2023-04-28 | 2023-08-08 | 东信和平科技股份有限公司 | Cross-system peripheral operation method, device, equipment and medium based on external HUB |
| CN116560760B (en)* | 2023-04-28 | 2024-06-28 | 东信和平科技股份有限公司 | Cross-system peripheral operation method, device, equipment and medium based on external HUB |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111177035B (en) | 2024-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2879014B1 (en) | Tablet interface extension method and device | |
| EP3709685B1 (en) | Method for establishing wireless communication link and electronic device supporting same | |
| CN104350484A (en) | Message-based identification of an electronic device | |
| CN109254210B (en) | Electronic equipment port type detection method and device, detection circuit and electronic equipment | |
| US11234113B2 (en) | Electronic device and method for providing service by electronic device | |
| JP2015076100A (en) | Serial communication via communication control pin | |
| CN111491235A (en) | Charging method and system, charging box and Bluetooth headset | |
| TW201306551A (en) | Communication system, additional device, and expanding method thereof | |
| CN109739787B (en) | Mainboard, display card, electronic equipment and data transmission method | |
| TWI238605B (en) | Method for transmitting and receiving blue-tooth data and its apparatus | |
| CN111177035B (en) | Peripheral processing device, method and electronic equipment | |
| EP3758407B1 (en) | Electronic device using bluetooth communication and operating method thereof | |
| WO2018058946A1 (en) | Method and device for signal switching, and computer storage medium | |
| CN113054716B (en) | Charging chip, charging device and mobile terminal | |
| US10515025B2 (en) | Communication protocol adapter | |
| CN108027744A (en) | Data transmission method and mobile terminal | |
| KR20070109673A (en) | Mobile terminal with plug and play function and method therefor | |
| US10521385B2 (en) | Inter-device digital audio | |
| CN218825507U (en) | Dual-interface device and projection equipment | |
| US20230093968A1 (en) | Electronic device using blockchain and operating method thereof | |
| CN107743151A (en) | Content pushing method, device, mobile terminal and server | |
| CN104577399B (en) | Tabs for electronic connectors, mobile terminals and power adapters | |
| CN112199310B (en) | Converter, VR control system and stability detection method of VR control system | |
| TWI798790B (en) | Management method for multiple communication devices, host device and non-transitory computer readable storage medium | |
| CN213426432U (en) | Bluetooth headset and bluetooth headset charging bin combined system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |