Movatterモバイル変換


[0]ホーム

URL:


CN109597654A - Initialization of register method, the generation method and embedded system of configurations table - Google Patents

Initialization of register method, the generation method and embedded system of configurations table
Download PDF

Info

Publication number
CN109597654A
CN109597654ACN201811496343.6ACN201811496343ACN109597654ACN 109597654 ACN109597654 ACN 109597654ACN 201811496343 ACN201811496343 ACN 201811496343ACN 109597654 ACN109597654 ACN 109597654A
Authority
CN
China
Prior art keywords
memory
register
configurations table
updated
dma controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201811496343.6A
Other languages
Chinese (zh)
Other versions
CN109597654B (en
Inventor
刘练
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hunan Goke Microelectronics Co Ltd
Original Assignee
Hunan Goke Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hunan Goke Microelectronics Co LtdfiledCriticalHunan Goke Microelectronics Co Ltd
Priority to CN201811496343.6ApriorityCriticalpatent/CN109597654B/en
Publication of CN109597654ApublicationCriticalpatent/CN109597654A/en
Application grantedgrantedCritical
Publication of CN109597654BpublicationCriticalpatent/CN109597654B/en
Activelegal-statusCriticalCurrent
Anticipated expirationlegal-statusCritical

Links

Classifications

Landscapes

Abstract

The present invention relates to field of embedded technology, a kind of initialization of register method, the generation method and embedded system of configurations table are provided, which comprises store the configurations table that first memory stores to second memory by dma controller;The configurations table in second memory is updated according to preset rules by processor;By dma controller according to updated configurations table initialization register.Compared with prior art, the present invention is by being organized into configurations table according to preset order for the basic value of the register in embedded system, dma controller is responsible for configurations table and copies to second memory from first memory and copy to register from second memory, processor is responsible in second memory being on demand updated configurations table, the utilization rate of processor in embedded system initialization procedure is reduced, to substantially reduce the time of embedded system initialization.

Description

Initialization of register method, the generation method and embedded system of configurations table
Technical field
The present invention relates to field of embedded technology, in particular to a kind of initialization of register method, configurations tableGeneration method and embedded system.
Background technique
In order to make the various peripheral hardwares in embedded system according to preset mode of operation, need in embedded systemAll registers in all peripheral hardwares are initialized when electric, the prior art will be written the operation of initialization of register and be embedded inIn the bootstrap of formula, when powering on, bootstrap is run by processor, the initialization of register is realized, with embedded systemUsing more and more extensive, embedded system also becomes increasingly complex, and the quantity for the register being directed to also increases severely therewith, depositDevice generally requires to configure a large amount of table and parameter when initializing, for this scene, in the prior art processor to register intoThe longer execution time is often expended when row initialization, causes the initialization time of embedded system to be increased sharply, significantly impacts useFamily experience.
Summary of the invention
The embodiment of the present invention be designed to provide a kind of initialization of register method, the generation method of configurations table andEmbedded system, by the way that the basic value of the register in embedded system is organized into configurations table according to preset order, directlyIt connects memory access (Direct Memory Access, DMA) controller and is responsible for configurations table and copy to from first memoryTwo memories and register is copied to from second memory, processor is responsible on demand matching basis in second memoryIt sets table to be updated, reduces the utilization rate of processor in embedded system initialization procedure, to substantially reduce embeddedThe time of system initialization.
To achieve the goals above, technical solution used in the embodiment of the present invention is as follows:
In a first aspect, being applied to embedded system, insertion the embodiment of the invention provides a kind of initialization of register methodFormula system includes first memory, second memory, register, dma controller and processor, first memory, the second storageDevice and register are sequentially connected electrically, and dma controller is electrically connected with first memory, second memory and register, processorIt is electrically connected with second memory and dma controller, which comprises stored first memory by dma controllerConfigurations table is stored to second memory, wherein configurations table includes the corresponding basic value of register;It is pressed by processorThe configurations table in second memory is updated according to preset rules;By dma controller according in second memoryUpdated configurations table initialization register.
Second aspect, the embodiment of the invention also provides a kind of generation methods of configurations table, are applied to embedded systemSystem, the embedded system include first memory, second memory, multiple registers, dma controller and processor, describedMethod includes: that each register is numbered according to preset order;Obtain the basic value of each register, and by each depositThe basic value of device is organized into configurations table so that configurations table is used to deposit by dma controller from first according to preset orderReservoir store to second memory and for being updated in second memory by processor according to preset rules, withAnd for passing through dma controller initialization register after updating.
The third aspect, the embodiment of the invention also provides a kind of embedded system, embedded system include first memory,Second memory, register, dma controller and processor, first memory, second memory and register are sequentially connected electrically,Dma controller is electrically connected with first memory, second memory and register, and processor and second memory and DMA controlDevice is electrically connected;Dma controller is for storing the configurations table that first memory stores to second memory, wherein basePlinth allocation list includes the corresponding basic value of register;Processor is used for according to preset rules to the configurations in second memoryTable is updated;Dma controller is used for according to updated configurations table initialization register.
Compared with the prior art, the generation of a kind of initialization of register method, configurations table provided in an embodiment of the present inventionMethod and embedded system, firstly, dma controller sends to processor and obtains bus control right when embedded system powers onRequest stores the configurations table that first memory stores to second memory after obtaining bus control right;Next,Processor is updated the configurations table in second memory according to preset rules, finally, dma controller is sent out to processorThe request for obtaining bus control right is sent, after obtaining bus control right, according to updated configurations table initialization register.Compared with prior art, the embodiment of the present invention by by the basic value of the register in embedded system according to preset order tissueAt configurations table, dma controller is responsible for configurations table and copies to second memory from first memory and deposit from secondReservoir copies to register, and processor is responsible in second memory being on demand updated configurations table, be reduced embeddingThe utilization rate of processor in embedded system initialization procedure, to substantially reduce the time of embedded system initialization.
To enable the above objects, features and advantages of the present invention to be clearer and more comprehensible, special embodiment below, and appended by cooperationAttached drawing is described in detail below.
Detailed description of the invention
In order to illustrate the technical solution of the embodiments of the present invention more clearly, below will be to needed in the embodiment attachedFigure is briefly described, it should be understood that the following drawings illustrates only certain embodiments of the present invention, therefore is not construed as pairThe restriction of range for those of ordinary skill in the art without creative efforts, can also be according to thisA little attached drawings obtain other relevant attached drawings.
Fig. 1 shows embedded system structure schematic diagram provided in an embodiment of the present invention.
Fig. 2 shows the update exemplary diagrams of the configurations table in the second memory of the invention for implementing to provide.
Fig. 3 shows configurations table provided in an embodiment of the present invention in first memory, second memory and registerBetween the exemplary diagram successively transmitted.
Fig. 4 shows the exemplary diagram of configurations table provided in an embodiment of the present invention.
Fig. 5 shows a kind of initialization of register method flow diagram provided in an embodiment of the present invention.
Fig. 6 shows another initialization of register method flow diagram provided in an embodiment of the present invention.
Fig. 7 shows another initialization of register method flow diagram provided in an embodiment of the present invention.
Fig. 8 shows the generation method flow chart of configurations table provided in an embodiment of the present invention.
Icon: 10- first memory;20- second memory;30- processor;40-DMA controller;50- external equipment;501- register;60- system bus.
Specific embodiment
Below in conjunction with attached drawing in the embodiment of the present invention, technical solution in the embodiment of the present invention carries out clear, completeGround description, it is clear that described embodiments are only a part of the embodiments of the present invention, instead of all the embodiments.Usually existThe component of the embodiment of the present invention described and illustrated in attached drawing can be arranged and be designed with a variety of different configurations herein.CauseThis, is not intended to limit claimed invention to the detailed description of the embodiment of the present invention provided in the accompanying drawings belowRange, but it is merely representative of selected embodiment of the invention.Based on the embodiment of the present invention, those skilled in the art are not doingEvery other embodiment obtained under the premise of creative work out, shall fall within the protection scope of the present invention.
It should also be noted that similar label and letter indicate similar terms in following attached drawing, therefore, once a certain Xiang YiIt is defined in a attached drawing, does not then need that it is further defined and explained in subsequent attached drawing.Meanwhile of the inventionIn description, term " first ", " second " etc. are only used for distinguishing description, are not understood to indicate or imply relative importance.
Fig. 1 is please referred to, Fig. 1 shows embedded system structure schematic diagram provided in an embodiment of the present invention.In Fig. 1, insertionFormula system includes first memory 10, second memory 20, processor 30, dma controller 40, external equipment 50 and system bus60, external equipment 50 includes register 501, and first memory 10, second memory 20 and register 501 are sequentially connected electrically, DMAController 40 is electrically connected with first memory 10, second memory 20 and register 501, processor 30 and second memory 20It is electrically connected with dma controller 40, first memory 10, second memory 20, processor 30, dma controller 40, external equipment50 are electrically connected with system bus 60.
First memory 10 is for being stored in advance configurations table, wherein includes according to register 501 in configurations tableThe basic value of correspondence register 501 that is arranged successively of number.First memory 10 can be non-volatile memory medium, for example,Flash storage, read-only memory, Erasable Programmable Read Only Memory EPROM etc..
Second memory 20 is used for when embedded system powers on, and stores the configurations read from first memory 10Table.Second memory 20 can be volatile storage medium, for example, Static RAM, dynamic RAM etc..
Processor 30 is for being updated the configurations table in second memory 20 according to preset rules, firstly, placeManage the default initial address for the configurations table that device 30 obtains in second memory 20;Then, processor 30 is according to preset rulesDetermine the number and updated value of register 501 to be updated;Next, processor 30 is according to initial address and register to be updated501 number determines the destination address of basic value to be updated in second memory 20;Finally, processor 30 by updated value moreNewly into the destination address, to replace basic value to be updated, to be deposited for example, Fig. 2 shows provided in an embodiment of the present invention secondThe update exemplary diagram of configurations table in reservoir 20 includes 3 basic values in configurations table, wherein 12 be 0# registerBasic value, 34 be the basic value of 1# register, 56 be 2# register basic value, each basic value is in second memory 204 bytes are accounted for, presetting address of the basic value of 0# register in second memory 20 is 0X0000_0000,1# depositThe basic value of device and the basic value of 2# register are successively stored in the address of second memory 20 respectively from 0X0000_0000In 0X0000_0004 and 0X0000_0008, processor 30 determines that the number of register 501 to be updated is 2# according to preset rules,Updated value is 11, then destination address of the 2# register in second memory 20 are as follows: 0X0000_0000+4*2=0X0000_0008, updated value 11 is updated to 0X0000_0008 in the destination address by processor 20.
Dma controller 40 is used to store the configurations table that first memory 10 stores to second memory 20, andAccording to the updated configurations table initialization register 501 stored in second memory 20, when dma controller 40 need byWhen the configurations table that first memory 10 stores is stored to second memory 20, the first DMA is initiated to processor 30 first and is askedIt asks, processor 30 responds first DMA request and the controller of system bus 60 is transferred to dma controller 40, and then DMA is controlledThe configurations table that first memory 10 stores successively is transmitted in the second memory 20 by device 40 by system bus 60The initial address of configurations table is stored, when dma controller 40 is needed according to the base in updated second memory 20When plinth allocation list initialization register 501, the second DMA request is initiated to processor 30 first, processor 30 responds the 2nd DMAThe controller of system bus 60 is transferred to dma controller 40 by request, and then dma controller 40 passes through system bus 60 for secondThe configurations table that memory 20 stores successively is transmitted in corresponding register 501, and with initialization register 501, Fig. 3 is shownConfigurations table provided in an embodiment of the present invention between first memory 10, second memory 20 and the register 501 successivelyThe exemplary diagram of transmission, in Fig. 3, register 501 shares 3 in embedded system, be respectively as follows: 0# register, 1# register and2# register, it is suitable according to the arrangement of 0# register, 1# register and 2# register in the configurations table in first memory 10Sequence successively stores the basic value 56 of the basic value 12 of 0# register, the basic value 34 of 1# register and 2# register, DMA controlDevice 40 stores the configurations table in first memory 10 into second memory 20, and processor 30 is according to preset rules byThe basic value 34 of 1# register is revised as 11 in two memories 20, and dma controller 40 will be in modified second memory 20Configurations table is successively stored into corresponding register 501, i.e., the basic value stored in 0# register is initialized to 12,1#The basic value that the basic value stored in register is initialized to store in 11,2# register is initialized to 56.
External equipment 50 can be multiple, include at least one register 501 in each external equipment 50, multiple outsides are setStandby 50 number according to preset order, and then, multiple registers 501 in each external equipment 50 are also numbered according to preset order,When there is multiple external equipments 50, the basic value of the register 501 of configurations table storage is arranged according to the number of external equipment 50Column, wherein the number of the register 501 in each external equipment 50 arranges, for example, Fig. 4 shows offer of the embodiment of the present inventionConfigurations table exemplary diagram, in Fig. 4, embedded system includes 2 external equipments 50, is respectively as follows: 0# external equipment, outside 1#Portion's equipment, 0# external equipment include 3 registers 501, are respectively as follows: 0# register, 1# register and 2# register, set outside 1#Standby includes 3 registers 501, is respectively as follows: 3# register, 4# register, then the basic value stored in configurations table is successively rightThe register 501 answered are as follows: 0# register, 1# register, 2# register, 3# register, 4# register.
System bus 60 be used under the control of dma controller 40 by the configurations table in first memory 10 store toIn second memory 20, the configurations table in modified second memory 20 is stored into corresponding register 501, mostThe initialization of register 501 is completed eventually.
Compared with prior art, the embodiment of the present invention has the advantages that
Firstly, since in embedded system the basic value of most of register 501 be it is not changed, will be embeddedThe basic value of all registers 501 in system is stored in advance into first memory 10, in the process that register 501 initializesIn, processor 30 need to carry out more according to basic value of the preset rules to some registers 501 corresponding in configurations tableNewly, the utilization rate of processor 30 is significantly reduced, allow processor 30 in embedded system initialization procedure and is distributedAt other relevant operations, the time of embedded system initialization is considerably reduced.
Secondly, use dma controller 40 to be transmitted to configurations table in second memory 20 from first memory 10, withAnd be transmitted in corresponding register 501 from second memory 20, this data transfer mode efficiency of transmission is high, reduces initialChange the processing time of register 501, and then reduces the time of embedded system initialization on the whole.
Again, since first memory 10 is nonvolatile memory, configurations table is solidificated in first memory 10In, so that configurations table will not be lost because of power down.
Finally, due to the readwrite performance of second memory 20 is higher than first memory 10, after powering on by configurations table fromFirst memory 10 is stored to second memory 20, is updated in second memory 20 according to preset rules, so that basicThe renewal speed of allocation list is fast, high-efficient.
The embedded system provided based on the above embodiment, the embodiment of the invention also provides be applied to the embedded system501 initial method of register embodiment, referring to figure 5., Fig. 5 shows a kind of register provided in an embodiment of the present inventionInitial method flow chart, the described method comprises the following steps:
Step 101, the configurations table that first memory stores is stored to second memory by dma controller.
In embodiments of the present invention, register 501 is pressed into preset order number consecutively, the register in configurations table501 basic value is arranged according to the number of register 501, in the configurations table and second memory 20 in first memory 10Configurations table in the basic value of register 501 that stores and its put in order it is completely the same, due to first memory 10Reading and writing data speed is slower than the reading and writing data speed of second memory 20, therefore, by the configurations table in first memory 10It is stored by dma controller 40 into second memory 20, processor 30 can be made to match in second memory 20 to basisSetting renewal speed when table is updated, faster, to improve the efficiency of the initialization of register 501, final realize shortens embedded systemThe purpose of system initialization time.
Step 102, the configurations table in second memory is updated according to preset rules by processor.
In embodiments of the present invention, why configurations table is updated in second memory 20, is because theThe data read-write efficiency of two memories 20 is higher than first memory 10, it is thus possible to improve processor 30 updates configurations tableEfficiency.
Step 103, deposit is initialized according to the updated configurations table in second memory by dma controllerDevice.
In embodiments of the present invention, DMA is according to corresponding to register in configurations table in updated second memory 20The arrangement sequencing of 501 basic value will successively correspond to the basis of register 501 in configurations table in second memory 20Value is transmitted to corresponding register 501, completes the initialization of corresponding register 501.
Further, processor 30 can determine the basic value of register 501 to be updated according to preset rulesAddress and updated value in two memories 20, the application provides a kind of possible implementation, and on the basis of Fig. 5, Fig. 6 is thisAnother initialization of register method flow diagram that inventive embodiments provide, referring to Fig. 6, step 102 this method specifically includes:
Step 102-1, the default initial address of the configurations table in second memory is obtained;
Step 102-2, the number and updated value of register to be updated are determined according to preset rules;
Step 102-3, the number according to initial address and register to be updated determines that basic value to be updated is deposited secondDestination address in reservoir;
Step 102-4, updated value is updated in destination address, to replace basic value to be updated.
In the embodiment of the present invention, since the quantity for the register 501 for needing to update basic value in embedded system is to account for lessSeveral, therefore, processor 30 only needs the basic value to register 501 a small number of in second memory 20 to be updated, greatlyGround reduces the utilization rate of processor 30, shortens the time-consuming of initialization register 501.
Further, the configurations table in first memory 10 can be transmitted to second memory by dma controller 40It is stored in 20, and the updated configurations table in second memory 20 is transmitted in corresponding register 501 with firstThe corresponding register 501 of beginningization, the application provides a kind of possible implementation, and on the basis of Fig. 6, Fig. 7 is that the present invention is realAnother initialization of register method flow diagram of example offer is applied, referring to Fig. 7, step 101 this method specifically includes:
Step 101-1, the first DMA request is initiated to processor, so that the first DMA request of processor response is by system busControl right transfer to dma controller;
Step 101-2, the configurations table that first memory stores is transmitted in second memory by system busStorage;
Step 103, it specifically includes:
Step 103-1, the second DMA request is initiated to processor, so that the second DMA request of processor response is by system busControl right transfer to dma controller;
Step 103-2, the configurations table that second memory stores is transmitted to by register by system bus, with initialChange register.
In embodiments of the present invention, the transmission of basic value in configurations table, pole are carried out due to using dma controller 40The earth saves configurations table and is transmitted to second memory 20 from first memory 10 and is transmitted to from second memory 20The transmission time of register 501 further reduces the time-consuming of initialization register 501.
In embodiments of the present invention, configurations table can pre-generate, in order to cooperate provided in an embodiment of the present invention postStorage initial method improves the speed for passing through configurations table initialization register 501, and the embodiment of the invention provides one kindThe step of generation method of configurations table, please refers to Fig. 8, the generation method of configurations table include:
Step 201, each register is numbered according to preset order;
In embodiments of the present invention, the number order of each register 501 can be fixed in advance according to the demand of actual sceneJustice.
Step 202, the basic value of each register is obtained, and by the basic value of each register according to preset order tissueAt configurations table so that configurations table be used to store from first memory to second memory by dma controller andFor being updated in second memory by processor according to preset rules and for passing through dma controller after updatingInitialization register.
In embodiments of the present invention, preset order be not limited to be incremented by according to number or successively decrease according to number or otherSequentially, as long as basic value and register 501 correspond in configurations table.Configurations table is in first memory 10Storage mode, the sequence that can be incremented by according to address, can also be according to the sequence of decreasing addresses, wherein is incremented by according to addressSequence carries out being stored as preferred storage mode, because the sequential storage being incremented by using address, is matched basis by dma controller 40Set biography when table is transmitted into second memory 20 from first memory 10 and is transmitted to register 501 from second memory 20Defeated speed faster, finally makes 501 initial procedure of register more efficient.
It should be noted that as an implementation, the basic value in configurations table can be aligned with 32bit to be carried outStorage, it is therefore an objective to which basic value can be quickly located in first memory according to the number of the corresponding register 501 of basic valueThus storage address in 10 improves the speed for updating configurations table.
It should also be noted that, configurations table is in the storage mode and second memory 20 in first memory 10Storage mode is consistent, and purpose is transmitted into second memory 20 also for making configurations table from first memory 10When transmission speed faster.
In conclusion a kind of initialization of register method provided by the invention, the generation method and insertion of configurations tableFormula system, the method are applied to the embedded system, and embedded system includes first memory, second memory, depositDevice, dma controller and processor, first memory, second memory and register are sequentially connected electrically, dma controller and firstMemory, second memory and register are electrically connected, and processor is electrically connected with second memory and dma controller, describedMethod includes: to be stored the configurations table that first memory stores to second memory by dma controller, wherein basisAllocation list includes the corresponding basic value of register;By processor according to preset rules to the configurations table in second memoryIt is updated;By dma controller according to the updated configurations table initialization register in second memory.With it is existingTechnology is compared, and the present invention is by being organized into configurations according to preset order for the basic value of the register in embedded systemTable, dma controller are responsible for configurations table and copy to second memory from first memory and copy to from second memoryRegister, processor is responsible in second memory being on demand updated configurations table, at the beginning of reducing embedded systemThe utilization rate of processor during beginningization, to substantially reduce the time of embedded system initialization.
In several embodiments provided herein, it should be understood that disclosed device and method can also pass throughOther modes are realized.The apparatus embodiments described above are merely exemplary, for example, flow chart and block diagram in attached drawingShow the device of multiple embodiments according to the present invention, the architectural framework in the cards of method and computer program product,Function and operation.In this regard, each box in flowchart or block diagram can represent the one of a module, section or codePart, a part of the module, section or code, which includes that one or more is for implementing the specified logical function, to be heldRow instruction.It should also be noted that function marked in the box can also be to be different from some implementations as replacementThe sequence marked in attached drawing occurs.For example, two continuous boxes can actually be basically executed in parallel, they are sometimesIt can execute in the opposite order, this depends on the function involved.It is also noted that every in block diagram and or flow chartThe combination of box in a box and block diagram and or flow chart can use the dedicated base for executing defined function or movementIt realizes, or can realize using a combination of dedicated hardware and computer instructions in the system of hardware.
In addition, each functional module in each embodiment of the present invention can integrate one independent portion of formation togetherPoint, it is also possible to modules individualism, an independent part can also be integrated to form with two or more modules.
It, can be with if the function is realized and when sold or used as an independent product in the form of software function moduleIt is stored in a computer readable storage medium.Based on this understanding, technical solution of the present invention is substantially in other wordsThe part of the part that contributes to existing technology or the technical solution can be embodied in the form of software products, the meterCalculation machine software product is stored in a storage medium, including some instructions are used so that a computer equipment (can be aPeople's computer, server or network equipment etc.) it performs all or part of the steps of the method described in the various embodiments of the present invention.And storage medium above-mentioned includes: that USB flash disk, mobile hard disk, read-only memory (ROM, Read-Only Memory), arbitrary access are depositedThe various media that can store program code such as reservoir (RAM, Random Access Memory), magnetic or disk.It needsIllustrate, herein, relational terms such as first and second and the like be used merely to by an entity or operation withAnother entity or operation distinguish, and without necessarily requiring or implying between these entities or operation, there are any this realitiesThe relationship or sequence on border.Moreover, the terms "include", "comprise" or its any other variant are intended to the packet of nonexcludabilityContain, so that the process, method, article or equipment for including a series of elements not only includes those elements, but also includingOther elements that are not explicitly listed, or further include for elements inherent to such a process, method, article, or device.In the absence of more restrictions, the element limited by sentence "including a ...", it is not excluded that including the elementProcess, method, article or equipment in there is also other identical elements.
The foregoing is only a preferred embodiment of the present invention, is not intended to restrict the invention, for the skill of this fieldFor art personnel, the invention may be variously modified and varied.All within the spirits and principles of the present invention, made any to repairChange, equivalent replacement, improvement etc., should all be included in the protection scope of the present invention.It should also be noted that similar label and letter existSimilar terms are indicated in following attached drawing, therefore, once being defined in a certain Xiang Yi attached drawing, are then not required in subsequent attached drawingIt is further defined and explained.

Claims (10)

CN201811496343.6A2018-12-072018-12-07Register initialization method, basic configuration table generation method and embedded systemActiveCN109597654B (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
CN201811496343.6ACN109597654B (en)2018-12-072018-12-07Register initialization method, basic configuration table generation method and embedded system

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
CN201811496343.6ACN109597654B (en)2018-12-072018-12-07Register initialization method, basic configuration table generation method and embedded system

Publications (2)

Publication NumberPublication Date
CN109597654Atrue CN109597654A (en)2019-04-09
CN109597654B CN109597654B (en)2022-01-11

Family

ID=65962303

Family Applications (1)

Application NumberTitlePriority DateFiling Date
CN201811496343.6AActiveCN109597654B (en)2018-12-072018-12-07Register initialization method, basic configuration table generation method and embedded system

Country Status (1)

CountryLink
CN (1)CN109597654B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN115080118A (en)*2019-10-312022-09-20北京东土科技股份有限公司 Method, apparatus and computer-readable storage medium for batch configuration of registers

Citations (22)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN1342282A (en)*1998-11-032002-03-27英特尔公司 Method and device for configuring and initializing memory and storage channel
CN101021779A (en)*2007-03-192007-08-22中国人民解放军国防科学技术大学Instruction control method aimed at stream processor
CN101127018A (en)*2007-09-292008-02-20北京时代民芯科技有限公司On-chip DMA structure and its implement method
CN101266585A (en)*2008-03-242008-09-17北京中星微电子有限公司Direct storage access controller data-transmission system and method
CN101526905A (en)*2009-04-172009-09-09四川长虹电器股份有限公司Method for displaying starting up progress of embedded device
CN101556565A (en)*2009-01-222009-10-14杭州中天微系统有限公司High performance DMA on embedded type processor chip
CN101908036A (en)*2010-07-222010-12-08中国科学院计算技术研究所 A High Density Multiprocessor System and Its Node Controller
CN101957744A (en)*2010-10-132011-01-26北京科技大学Hardware multithreading control method for microprocessor and device thereof
CN102122271A (en)*2011-03-012011-07-13株洲南车时代电气股份有限公司NAND flash memory controller and control method thereof
CN102170430A (en)*2011-03-242011-08-31华中科技大学Multi-port multi-network protocol converter
CN102566655A (en)*2010-12-142012-07-11联芯科技有限公司Dynamic bus frequency modulation method of off-chip memory and system thereof
CN103294623A (en)*2013-03-112013-09-11浙江大学Configurable multi-thread dispatch circuit for SIMD system
CN103327335A (en)*2013-06-212013-09-25中国科学院空间科学与应用研究中心FPGA encoding method and system and control method for unmanned aerial vehicle image transmission device
CN103544125A (en)*2012-07-122014-01-29深圳市中兴微电子技术有限公司Interrupt control method, interrupt processing method, interrupt controller and processor
JP2014203148A (en)*2013-04-022014-10-27ルネサスエレクトロニクス株式会社Memory control circuit
US20150149751A1 (en)*2013-11-262015-05-28Daniel NemiroffCpu-based measured boot
CN104881666A (en)*2014-02-272015-09-02王磊Real-time binary image connected domain mark realizing method based on FPGA
CN105159695A (en)*2014-08-192015-12-16清华大学Nonvolatile control based radio-frequency module initialization system and method
CN106445470A (en)*2016-09-302017-02-22北京集创北方科技股份有限公司Initialization method and initialization device for configuration register in chip
CN107066222A (en)*2017-02-102017-08-18济南浪潮高新科技投资发展有限公司A kind of quick display device and method based on domestic processor platform
CN108228497A (en)*2018-01-112018-06-29湖南国科微电子股份有限公司A kind of DMA transfer method based on sgl chained lists
CN108446137A (en)*2018-02-262018-08-24国民技术股份有限公司Channel register initial method, device and dma device, terminal

Patent Citations (22)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN1342282A (en)*1998-11-032002-03-27英特尔公司 Method and device for configuring and initializing memory and storage channel
CN101021779A (en)*2007-03-192007-08-22中国人民解放军国防科学技术大学Instruction control method aimed at stream processor
CN101127018A (en)*2007-09-292008-02-20北京时代民芯科技有限公司On-chip DMA structure and its implement method
CN101266585A (en)*2008-03-242008-09-17北京中星微电子有限公司Direct storage access controller data-transmission system and method
CN101556565A (en)*2009-01-222009-10-14杭州中天微系统有限公司High performance DMA on embedded type processor chip
CN101526905A (en)*2009-04-172009-09-09四川长虹电器股份有限公司Method for displaying starting up progress of embedded device
CN101908036A (en)*2010-07-222010-12-08中国科学院计算技术研究所 A High Density Multiprocessor System and Its Node Controller
CN101957744A (en)*2010-10-132011-01-26北京科技大学Hardware multithreading control method for microprocessor and device thereof
CN102566655A (en)*2010-12-142012-07-11联芯科技有限公司Dynamic bus frequency modulation method of off-chip memory and system thereof
CN102122271A (en)*2011-03-012011-07-13株洲南车时代电气股份有限公司NAND flash memory controller and control method thereof
CN102170430A (en)*2011-03-242011-08-31华中科技大学Multi-port multi-network protocol converter
CN103544125A (en)*2012-07-122014-01-29深圳市中兴微电子技术有限公司Interrupt control method, interrupt processing method, interrupt controller and processor
CN103294623A (en)*2013-03-112013-09-11浙江大学Configurable multi-thread dispatch circuit for SIMD system
JP2014203148A (en)*2013-04-022014-10-27ルネサスエレクトロニクス株式会社Memory control circuit
CN103327335A (en)*2013-06-212013-09-25中国科学院空间科学与应用研究中心FPGA encoding method and system and control method for unmanned aerial vehicle image transmission device
US20150149751A1 (en)*2013-11-262015-05-28Daniel NemiroffCpu-based measured boot
CN104881666A (en)*2014-02-272015-09-02王磊Real-time binary image connected domain mark realizing method based on FPGA
CN105159695A (en)*2014-08-192015-12-16清华大学Nonvolatile control based radio-frequency module initialization system and method
CN106445470A (en)*2016-09-302017-02-22北京集创北方科技股份有限公司Initialization method and initialization device for configuration register in chip
CN107066222A (en)*2017-02-102017-08-18济南浪潮高新科技投资发展有限公司A kind of quick display device and method based on domestic processor platform
CN108228497A (en)*2018-01-112018-06-29湖南国科微电子股份有限公司A kind of DMA transfer method based on sgl chained lists
CN108446137A (en)*2018-02-262018-08-24国民技术股份有限公司Channel register initial method, device and dma device, terminal

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
万永波等: "基于ARM的嵌入式系统Bootloader启动流程分析", 《微计算机信息》*
贺孟等: "基于FPGA的实时多通道DMA系统设计", 《成都大学学报(自然科学版)》*
邓豹: "TMS320C6678多核DSP的加载配置和实现方法", 《航空计算技术》*

Cited By (2)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN115080118A (en)*2019-10-312022-09-20北京东土科技股份有限公司 Method, apparatus and computer-readable storage medium for batch configuration of registers
CN115080118B (en)*2019-10-312025-08-26北京东土科技股份有限公司 Method, device and computer-readable storage medium for batch configuration of registers

Also Published As

Publication numberPublication date
CN109597654B (en)2022-01-11

Similar Documents

PublicationPublication DateTitle
US8234423B2 (en)Multi-reader multi-writer circular buffer memory
CN104781801B (en)Solid state drive is set to be configured to the technology operated using memory module or memory mode
TW200601040A (en)Management of non-volatile memory systems having large erase blocks
CN104808951B (en)The method and apparatus for carrying out storing control
CN104423894B (en)Data storage device and flash memory control method
CN105718281B (en)A kind of touch screen firmware upgrade method and device
CN103455437A (en)Data storage device and data storage device operation method
CN102629237A (en)Concurrently searching multiple devices of a non-volatile semiconductor memory
CN106469103A (en)The maintaining method of hard disk and device
CN106155915A (en)The processing method and processing device of data storage
CN110737402A (en)Method, apparatus and computer program product for managing a storage system
CN106528441B (en)Data processing method and device for simulating EEPROM (electrically erasable programmable read-Only memory) and electronic equipment
CN103389881A (en)Control device, storage device, and data writing method
US11488671B2 (en)Method, associated memory device and controller thereof for performing programming management
CN105138281A (en)Physical disk sharing method and apparatus
KR102788924B1 (en)Memory system, address mapping method and access method of the same
CN109213429B (en)Storage management method and device
CN109885336A (en)A kind of off-line arrangement method and device of smart machine
CN109597654A (en)Initialization of register method, the generation method and embedded system of configurations table
CN113515082A (en)Polling communication method and device
CN107045423A (en)Memory device and data access method thereof
CN105723410A (en)Method and system for displaying house resources in real estate network
WO2015087651A1 (en)Device, program, recording medium, and method for extending service life of memory,
CN105634635A (en)Real-time clock (RTC) sharing method, device and system
EP4025995A1 (en)Automatic probabilistic upgrade of tenant devices

Legal Events

DateCodeTitleDescription
PB01Publication
PB01Publication
SE01Entry into force of request for substantive examination
SE01Entry into force of request for substantive examination
GR01Patent grant
GR01Patent grant

[8]ページ先頭

©2009-2025 Movatter.jp