Movatterモバイル変換


[0]ホーム

URL:


CN108735601B - HEMT fabricated by in-situ growth of patterned barrier layer and method thereof - Google Patents

HEMT fabricated by in-situ growth of patterned barrier layer and method thereof
Download PDF

Info

Publication number
CN108735601B
CN108735601BCN201810337511.0ACN201810337511ACN108735601BCN 108735601 BCN108735601 BCN 108735601BCN 201810337511 ACN201810337511 ACN 201810337511ACN 108735601 BCN108735601 BCN 108735601B
Authority
CN
China
Prior art keywords
layer
growth
barrier
barrier layer
flow rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810337511.0A
Other languages
Chinese (zh)
Other versions
CN108735601A (en
Inventor
房育涛
陈兴
叶昌隆
张恺玄
蔡文必
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hunan Sanan Semiconductor Co Ltd
Original Assignee
Xiamen Sanan Integrated Circuit Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiamen Sanan Integrated Circuit Co LtdfiledCriticalXiamen Sanan Integrated Circuit Co Ltd
Priority to CN201810337511.0ApriorityCriticalpatent/CN108735601B/en
Publication of CN108735601ApublicationCriticalpatent/CN108735601A/en
Application grantedgrantedCritical
Publication of CN108735601BpublicationCriticalpatent/CN108735601B/en
Activelegal-statusCriticalCurrent
Anticipated expirationlegal-statusCritical

Links

Images

Classifications

Landscapes

Abstract

Translated fromChinese

本发明公开了一种利用原位生长图形化势垒层制备的HEMT及其方法,在生长势垒层时,利用高温条件下关断MO源时势垒层会从螺位错终止处开始分解,通过重复外延生长和高温分解过程可以获得带有随机分布开孔的图形化势垒子层,避免凹槽图形化势垒制备复杂性和重复性问题,简化器件制作工艺。得到的HEMT栅对二维电子气的控制能力强,同时部分保持栅极下的导电能力,减小源漏电极的接触电阻,提高器件高频特性。

Figure 201810337511

The invention discloses a HEMT prepared by using an in-situ growth patterned potential barrier layer and a method thereof. When the potential barrier layer is grown, when the MO source is turned off under high temperature conditions, the potential barrier layer will start to decompose from the end of the screw dislocation, By repeating the epitaxial growth and high temperature decomposition process, a patterned barrier sublayer with randomly distributed openings can be obtained, so as to avoid the problems of complexity and repetition in the preparation of groove patterned barriers, and simplify the device fabrication process. The obtained HEMT gate has strong control ability for the two-dimensional electron gas, and meanwhile partially maintains the electrical conductivity under the gate, reduces the contact resistance of the source-drain electrodes, and improves the high-frequency characteristic of the device.

Figure 201810337511

Description

HEMT prepared by in-situ growth of graphical barrier layer and method thereof
Technical Field
The invention relates to semiconductor material growth and epitaxial growth of a device structure layer, in particular to a HEMT prepared by using an in-situ growth graphical barrier layer and a method thereof.
Background
Currently, the main approach to improve the frequency performance of HEMT microwave devices is by shortening the gate length and using a thinner barrier. The prior art can realize a device with a gate length of 30-50nm, and the thickness of a barrier layer is about 20nm in general, and the short channel effect is more and more obvious in the dimension, so that the output power of the device is limited. In order to enhance the gate control capability of the device and inhibit the short channel effect, firstly, a groove gate process is adopted, namely, a dry etching method is adopted to thin the barrier layer of the gate region, and the distance from the gate to the two-dimensional electron gas channel is shortened, so that the control capability of the gate to the two-dimensional electron gas channel is enhanced. The other method is based on the structural design of a channel array, namely, the barrier layer in the partial area below the grid electrode is completely removed, and the grid metal covers the top and the side walls at the two sides of the channel to form a grid structure, so that the three-dimensional control of the grid electrode on the conductive channel is realized, and the modulation capability of the channel is enhanced. However, because the partial conductive area under the grid electrode is removed, the removed partial area can not participate in the conduction, the conductive capability of the device is reduced, and the output power of the device is influenced. In addition, the existing method has complex manufacturing process and higher process cost.
Disclosure of Invention
The invention aims to overcome the defects of the prior art and provides an HEMT prepared by using an in-situ growth graphical barrier layer and a method thereof.
In order to achieve the above purpose, the technical scheme of the invention is as follows:
the method for preparing the HEMT by utilizing the in-situ growth graphical barrier layer comprises the following steps:
1) forming a buffer layer on a substrate;
2) forming a channel layer on the buffer layer;
3) forming a barrier layer on a channel layer, the channel layer and the barrier layer being a group III-V compound heterojunction material system; the barrier layer comprises a fixed component barrier sublayer and a graphical barrier sublayer, and the three-group growth source and the five-group growth source are controlled to be introduced with constant flow to grow the fixed component barrier sublayer; then controlling the five-group growth source gas to keep the introduction state, and periodically introducing and turning off the three-group growth source gas to grow the graphical barrier sublayer;
4) forming a source electrode and a drain electrode on the barrier layer;
5) forming a dielectric layer on the barrier layer between the source and the drain;
6) a gate is formed on the dielectric layer.
Optionally, the thickness of the fixed component barrier sublayer is 2-10 nm.
Optionally, the patterned barrier sublayer has a plurality of openings randomly distributed, and the width of the openings is 5-30nm, and the depth of the openings is 5-20 nm.
Optionally, the barrier/channel layer is an AlGaN/GaN heterojunction material system.
Optionally, the growth conditions of the fixed component barrier sublayer are as follows: TMAl flow rate of 150-3The flow rate is 8000-10000sccm, the surface temperature of epitaxial growth is 1000-1100 ℃, the air pressure of the reaction chamber is 50-100mbar, and the growth time is 20-40 s.
Optionally, the periodic growth conditions of the patterned barrier sublayer are as follows: growing for 20-40s under the growth condition of the barrier sublayer with fixed components, then cutting off TMAl and TMGa, and only introducing NH3Decomposing in situ for 20-40 s; repeating for 3-8 cycles.
Optionally, in step 1), the growth conditions of the buffer layer are as follows: adopting MOCVD process, the growth temperature is 1050-3The flow rate is 2500-; then adopting TMGa flow of 150-250sccm and NH3The flow rate is 11000-13000sccm, the growth surface temperature is 950-1000 ℃, the air pressure of the reaction chamber is 30-80mbar, and the growth time is 20-30 min.
Optionally, the growth conditions of the channel layer are as follows: TMGa flow rate of 150-3The flow rate is 25000-35000sccm, the growth surface temperature is 1050-1100 ℃, the air pressure of the reaction chamber is 150-250mbar, and the thickness is 150-250 nm.
Optionally, in step 3), a step of growing a GaN cap layer on the patterned barrier sublayer is further included, where the growth conditions are: TMAl is turned off and TMGa and NH are introduced3 20-40s。
The HEMT prepared by utilizing the in-situ growth patterned barrier layer comprises a substrate, a buffer layer, a channel layer, the barrier layer, a dielectric layer, a source electrode, a drain electrode and a grid electrode, wherein the substrate, the buffer layer, the channel layer and the barrier layer are sequentially stacked, the dielectric layer, the source electrode and the drain electrode are arranged on the barrier layer, the grid electrode is arranged on the dielectric layer, the channel layer and the barrier layer are heterojunctions of three-five compounds, the barrier layer comprises a fixed component barrier sublayer and a patterned barrier sublayer which are sequentially stacked, the thickness of the fixed component barrier sublayer is 2-10nm, the patterned barrier sublayer is formed by repeating growth of a plurality of periods and in-situ decomposition through an MOCVD process to form a plurality of randomly arranged open holes.
The invention has the beneficial effects that:
1. the barrier layer starts to decompose from the stop position of the screw dislocation when the MO source is switched off under the high-temperature condition, and the graphical barrier layer with randomly distributed openings can be obtained by repeating epitaxial growth and the high-temperature decomposition process, so that the control capability of the grid on two-dimensional electron gas is enhanced, the conductive capability under the grid is partially maintained, the contact resistance of the source electrode and the drain electrode is reduced, and the high-frequency characteristic of a device is improved.
2. The problems of complexity and repeatability in preparing the groove graphical potential barrier are avoided, the manufacturing process of the device is simplified, and the manufacturing cost of the device is saved.
Drawings
FIG. 1 is a schematic overall structure diagram of an embodiment of the present invention;
FIG. 2 is a diagram of the position of electrodes relative to a patterned barrier layer;
FIG. 3 is a schematic diagram of a barrier layer structure;
fig. 4 is a schematic view of the growth conditions of the patterned barrier sublayer.
Detailed Description
The present invention is further explained with reference to the drawings and the specific embodiments, specifically, with reference to fig. 1 to 2, a GaN-based HEMT is exemplified, and the manufacturing method is as follows:
1) abuffer layer 2 was grown on a 500 μm 6-inch silicon carbide substrate 1 using MOCVD. Thebuffer layer 2 includes an AlN nucleation layer and a high-resistance GaN layer: firstly, desorbing at 1050 ℃ for 10min to remove oxides and impurities on the surface of SiC, exposing the step-shaped surface appearance, and then growing a nucleating layer at high temperature: the growth temperature is 1100 ℃, the TMAl flow is 250sccm, NH3The flow rate is 3000sccm, the air pressure of the reaction chamber is 70mbar, the growth speed is about 0.3 mu m/h, and the growth time is 30 min; the high-resistance GaN layer is a GaN layer grown at low temperature and low pressure, the TMGa flow is 200sccm, and simultaneously NH is added3The flow rate of the growth medium is 12000sccm, the growth surface temperature is 980 ℃, the air pressure of the reaction chamber is 50mbar, the growth rate is about 2.5 mu m/h, the growth time is 25min, and the thickness is 1000 nm.
2) Growing a GaNchannel layer 3 on the buffer layer, thechannel layer 3 being highWarm GaN layer, TMGa flow of 200sccm, NH3The flow rate of the growth medium was 30000sccm, the growth surface temperature was 1060 ℃, the gas pressure in the reaction chamber was 200mbar, the growth rate was 2 μm/h, and the thickness was 200 nm.
3) Growing abarrier layer 4 on thechannel layer 3, referring to fig. 3, thebarrier layer 4 comprises a fixedcomponent barrier sublayer 41, a patternedbarrier sublayer 42 and a GaN cap layer 43, and firstly growing Al with a fixed Al component (25%) and a thickness of 5nm at a high temperaturexGa1-xAnd N layers, wherein the specific growth conditions are as follows: TMAl flow rate is 200sccm, TMGa flow rate is 90sccm, NH in the growth process3The flow rate of the reaction chamber is 9000sccm, the surface temperature of epitaxial growth is 1060 ℃, the air pressure of the reaction chamber is 75mbar, the barrier growth speed is about 0.6 mu m/h under the growth conditions of the MO flow rate, the V/III ratio and the surface temperature, and the growth time is 0.5 min; referring to fig. 4, the following growth process is then taken as one cycle: growing for 20-40s according to the growth conditions, then cutting off TMAl and TMGa, and only introducing NH3Decomposing in situ for 20-40 s. Repeat for 5 cycles. When the MO source is turned off, the barrier layer starts to decompose from the stop position of the screw dislocation, and the patternedbarrier sublayer 42 with theopenings 421 distributed randomly can be obtained by repeating the epitaxial growth and the pyrolysis process, wherein the width of theopenings 421 is about 10nm-20nm, and the depth of theopenings 421 is about 10 nm-15 nm. Finally, TMAl is cut off and TMGa and NH are introduced3The GaN cap layer 43 is grown for 30s at 3 nm.
4) Device isolation etching (Mesa isolation) comprises cleaning test piece, and etching epitaxial layer outside active region of device by dry etching (RIE or ICP) to etch depth of about 200 nm; after the completion of the cleaning, 20/150/50/100nm of Ti/Al/Ni/Au (Ti/Al/Ni/Au) was deposited by an electron beam deposition apparatus (E-gun). The substrate is placed in a rapid annealing machine and annealed at 830 degrees for 35 seconds to form ohmic contacts, and the Source electrode 5(Source) and the Drain electrode 6(Drain) are formed respectively. The ohmic contact herein can be any metal that can form an ohmic contact;
5) a dielectric layer 7 is deposited over thebarrier layer 4 between thesource 5 anddrain 6. The deposition method of the dielectric layer 7 can be PECVD, ALD, LPCVD, etc., and the material can be any oxide or insulating medium;
6) a gate metal is deposited as agate electrode 8 over the patterned barrier layer with the passivation layer. Thegate 8 may be any metal.
The obtained GaN-based HEMT comprises a substrate 1, abuffer layer 2, achannel layer 3, abarrier layer 4, a dielectric layer 7, asource electrode 5, adrain electrode 6 and agrid electrode 8, wherein the dielectric layer 7, thesource electrode 5, thedrain electrode 6 and thegrid electrode 8 are sequentially stacked, thedielectric layer 4 comprises a fixedcomponent barrier sublayer 41, apatterned barrier sublayer 42 and a GaN cap layer 43, the fixed component barrier sublayer, the patternedbarrier sublayer 42 and the GaN cap layer are sequentially stacked, the patternedbarrier sublayer 42 is grown and decomposed in situ for a plurality of periods through an MOCVD (metal organic chemical vapor deposition) process to form a plurality of randomly arrangedopen holes 421, the regulation and control capability of the grid electrode on the channel is enhanced.
In addition, the structure and method of the above embodiments are also applicable to other heterojunction material systems, such as AlGaAs/GaAs and the like.
The above embodiments are merely provided to further illustrate the HEMT and the method of the present invention using the in-situ grown patterned barrier layer, but the present invention is not limited to the embodiments, and any simple modifications, equivalent changes and modifications made to the above embodiments according to the technical spirit of the present invention fall within the scope of the technical solution of the present invention.

Claims (10)

Translated fromChinese
1.利用原位生长图形化势垒层制备HEMT的方法,其特征在于包括以下步骤:1. Utilize the method for preparing HEMT by in-situ growth patterned barrier layer, it is characterized in that comprising the following steps:1)于一衬底上形成缓冲层;1) forming a buffer layer on a substrate;2)于缓冲层上形成沟道层;2) forming a channel layer on the buffer layer;3)于沟道层上形成势垒层,所述沟道层和势垒层是三五族化合物异质结材料系统;所述势垒层包括固定组分势垒子层和图形化势垒子层,首先控制三族生长源和五族生长源气体通入流量恒定,生长所述固定组分势垒子层;然后控制五族生长源气体保持通入状态,周期性的通入和关断三族生长源气体生长所述图形化势垒子层;3) forming a barrier layer on the channel layer, the channel layer and the barrier layer are three or five compound heterojunction material systems; the barrier layer includes a fixed composition barrier sublayer and a patterned barrier For the sublayer, first control the flow rate of the gas of the third group growth source and the fifth group growth source to be constant, and grow the fixed composition barrier sublayer; then control the fifth group growth source gas to keep the flow state, and periodically pass in and off. growing the patterned barrier sub-layer with off-group growth source gas;4)于势垒层上形成源极和漏极;4) forming a source electrode and a drain electrode on the barrier layer;5)于源极和漏极之间的势垒层上形成电介质层;5) forming a dielectric layer on the barrier layer between the source electrode and the drain electrode;6)于电介质层上形成栅极。6) A gate is formed on the dielectric layer.2.根据权利要求1所述的方法,其特征在于:所述固定组分势垒子层的厚度为2-10nm。2 . The method according to claim 1 , wherein the thickness of the fixed composition barrier sublayer is 2-10 nm. 3 .3.根据权利要求1所述的方法,其特征在于:所述图形化势垒子层具有随机分布的若干开孔,所述开孔的宽度为5-30nm,深度为5-20nm。3 . The method according to claim 1 , wherein the patterned barrier sublayer has a plurality of randomly distributed openings, the openings have a width of 5-30 nm and a depth of 5-20 nm. 4 .4.根据权利要求1所述的方法,其特征在于:所述势垒层/沟道层是AlGaN/GaN异质结材料系统。4. The method of claim 1, wherein the barrier layer/channel layer is an AlGaN/GaN heterojunction material system.5.根据权利要求4所述的方法,其特征在于:所述固定组分势垒子层的生长条件为:TMAl流量为150-250sccm,TMGa流量为60-120sccm,NH3的流量为8000-10000sccm,外延生长的表面温度为1000-1100℃,反应室气压为50-100mbar,生长时间为20-40s。5. The method according to claim 4, wherein: the growth conditions of the fixed composition barrier sublayer are: the flow rate of TMAl is 150-250 sccm, the flow rate of TMGa is 60-120 sccm, and the flow rate of NH3 is 8000- 10000sccm, the surface temperature of epitaxial growth is 1000-1100℃, the pressure of the reaction chamber is 50-100mbar, and the growth time is 20-40s.6.根据权利要求5所述的方法,其特征在于:所述图形化势垒子层的周期生长条件为:以固定组分势垒子层的生长条件生长20-40s,然后关断TMAl和TMGa,于只通入NH3的条件下原位分解20-40s;重复3~8个周期。6 . The method according to claim 5 , wherein the periodic growth conditions of the patterned barrier sublayer are: growing for 20-40s under the growth conditions of the fixed composition barrier sublayer, and then turning off TMAl and TMGa was decomposed in situ for 20-40s under the condition that only NH3 was introduced; repeat for 3-8 cycles.7.根据权利要求4所述的方法,其特征在于:步骤1)中,所述缓冲层的生长条件为:采用MOCVD工艺,生长温度为1050-1150℃,TMAl流量为200-300sccm,NH3流量2500-3500sccm,反应室气压为50-100mbar,生长时间20-40min生长AlN成核层;然后采用TMGa流量为150-250sccm,同时NH3的流量为11000-13000sccm,生长表面温度为950-1000℃,反应室气压为30-80mbar,生长时间20-30min生长高阻GaN层。7. The method according to claim 4, characterized in that: in step 1), the growth conditions of the buffer layer are: adopt MOCVD process, the growth temperature is 1050-1150 ℃, the flow rate of TMAl is 200-300sccm, NH3 The flow rate is 2500-3500sccm, the pressure of the reaction chamber is 50-100mbar, and the growth time is 20-40min to grow the AlN nucleation layer; then the flow rate of TMGa is 150-250sccm, and the flow rate ofNH3 is 11000-13000sccm, and the growth surface temperature is 950-1000 ℃, the pressure of the reaction chamber is 30-80mbar, and the growth time is 20-30min to grow a high-resistance GaN layer.8.根据权利要求4所述的方法,其特征在于:所述沟道层的生长条件为:TMGa流量为150-250sccm,同时NH3的流量为25000-35000sccm,生长表面温度为1050-1100℃,反应室气压为150-250mbar,厚度为150-250nm。8 . The method according to claim 4 , wherein the growth conditions of the channel layer are: the flow rate of TMGa is 150-250 sccm, the flow rate of NH3 is 25000-35000 sccm, and the growth surface temperature is 1050-1100 ℃ , the pressure of the reaction chamber is 150-250mbar, and the thickness is 150-250nm.9.根据权利要求6所述的方法,其特征在于:步骤3)中,还包括于所述图形化势垒子层上生长GaN帽层的步骤,生长条件为:关断TMAl,通入TMGa和NH3 20-40s。9. The method according to claim 6, characterized in that: in step 3), further comprising the step of growing a GaN cap layer on the patterned barrier sublayer, and the growth conditions are: turning off TMAl, and feeding in TMGa andNH3 for 20-40s.10.利用原位生长图形化势垒层制备的HEMT,包括依次叠设的衬底、缓冲层、沟道层、势垒层,设于势垒层之上的电介质层、源极、漏极以及设于电介质层上的栅极,所述沟道层和势垒层是三五族化合物的异质结,其特征在于:所述势垒层包括依次叠设的固定组分势垒子层和图形化势垒子层,其中所述固定组分势垒子层的厚度为2-10nm,图形化势垒子层通过MOCVD工艺重复若干个周期的生长和原位分解形成随机排布的若干开孔,所述开孔的宽度在5nm-30nm之间,深度在5-20nm之间。10. A HEMT prepared by in-situ growth of a patterned barrier layer, including a substrate, a buffer layer, a channel layer, and a barrier layer stacked in sequence, a dielectric layer, a source electrode, and a drain electrode disposed on the barrier layer and a gate disposed on the dielectric layer, the channel layer and the barrier layer are heterojunctions of three or five compounds, and it is characterized in that: the barrier layer includes fixed composition barrier sublayers stacked in sequence and a patterned barrier sub-layer, wherein the thickness of the fixed composition barrier sub-layer is 2-10 nm, and the patterned barrier sub-layer repeats several cycles of growth and in-situ decomposition through the MOCVD process to form a random arrangement of several Opening holes, the width of the openings is between 5nm-30nm and the depth is between 5-20nm.
CN201810337511.0A2018-04-162018-04-16 HEMT fabricated by in-situ growth of patterned barrier layer and method thereofActiveCN108735601B (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
CN201810337511.0ACN108735601B (en)2018-04-162018-04-16 HEMT fabricated by in-situ growth of patterned barrier layer and method thereof

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
CN201810337511.0ACN108735601B (en)2018-04-162018-04-16 HEMT fabricated by in-situ growth of patterned barrier layer and method thereof

Publications (2)

Publication NumberPublication Date
CN108735601A CN108735601A (en)2018-11-02
CN108735601Btrue CN108735601B (en)2021-04-16

Family

ID=63938897

Family Applications (1)

Application NumberTitlePriority DateFiling Date
CN201810337511.0AActiveCN108735601B (en)2018-04-162018-04-16 HEMT fabricated by in-situ growth of patterned barrier layer and method thereof

Country Status (1)

CountryLink
CN (1)CN108735601B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
US11646351B2 (en)*2021-01-122023-05-09Globalfoundries U.S. Inc.Transistor with multi-level self-aligned gate and source/drain terminals and methods

Citations (4)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN1638149A (en)*2003-12-262005-07-13松下电器产业株式会社Semiconductor device and method for manufacturing semiconductor device
JP2010165783A (en)*2009-01-142010-07-29Sharp CorpField effect transistor, and method of manufacturing the same
CN101901834A (en)*2009-05-282010-12-01夏普株式会社 Field effect transistor and method of manufacturing the same
CN106653838A (en)*2015-11-042017-05-10中国科学院苏州纳米技术与纳米仿生研究所 A terahertz light source device and its manufacturing method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN1638149A (en)*2003-12-262005-07-13松下电器产业株式会社Semiconductor device and method for manufacturing semiconductor device
JP2010165783A (en)*2009-01-142010-07-29Sharp CorpField effect transistor, and method of manufacturing the same
CN101901834A (en)*2009-05-282010-12-01夏普株式会社 Field effect transistor and method of manufacturing the same
CN106653838A (en)*2015-11-042017-05-10中国科学院苏州纳米技术与纳米仿生研究所 A terahertz light source device and its manufacturing method

Also Published As

Publication numberPublication date
CN108735601A (en)2018-11-02

Similar Documents

PublicationPublication DateTitle
US10396192B2 (en)HEMT transistors with improved electron mobility
CN103187441B (en)High electron mobility transistor and forming method thereof
CN105931999B (en)Thin potential barrier enhanced AlGaN/GaN high electron mobility transistor and preparation method thereof
CA2588114A1 (en)Cap layers and/or passivation layers for nitride-based transistors, transistor structures and methods of fabricating same
JP2007165431A (en) Field effect transistor and manufacturing method thereof
CN113380623A (en)Method for realizing enhanced HEMT (high Electron mobility transistor) through p-type passivation
CN112289858A (en) Group III nitride enhanced HEMT device and preparation method thereof
JP6880406B2 (en) Compound semiconductor device and its manufacturing method
CN113054002A (en)Enhanced high-mobility gallium nitride semiconductor device and preparation method thereof
CN105514157A (en)GaN-based double heterojunction HEMT (High Electron Mobility Transistor) device and manufacturing method thereof
CN114361121B (en)Novel diamond-based vertical GaN-HEMT device with p-SnO gate cap layer and preparation method thereof
CN108735601B (en) HEMT fabricated by in-situ growth of patterned barrier layer and method thereof
CN111326577B (en)Preparation method of power device epitaxial structure and power device epitaxial structure
CN212182338U (en)Semiconductor structure
CN114121656A (en)Preparation method of novel HEMT device based on silicon substrate and device
CN113140630A (en)Preparation method of p-type nitride gate of enhanced HEMT (high Electron mobility transistor) and method for preparing enhanced nitride HEMT by using p-type nitride gate
JP2011129607A (en)Gan-based mos field-effect transistor
CN110838514B (en) Epitaxial structure of a semiconductor device and preparation method thereof, and semiconductor device
CN117497414A (en)Preparation method of gallium oxide field effect transistor with high electron mobility and transistor
JP6968404B2 (en) Group III nitride semiconductor device and its manufacturing method
JP5460016B2 (en) Semiconductor device and manufacturing method thereof
CN112768409B (en) GaN HEMT integrated device and its preparation method
CN116885000A (en) A P-GaN transistor based on P-type nitride isolation and its preparation method
CN115799332A (en)Polar silicon-based high electron mobility transistor and preparation method thereof
JP2017152467A (en) Field effect transistor and manufacturing method thereof

Legal Events

DateCodeTitleDescription
PB01Publication
PB01Publication
SE01Entry into force of request for substantive examination
SE01Entry into force of request for substantive examination
GR01Patent grant
GR01Patent grant
TR01Transfer of patent right

Effective date of registration:20230414

Address after:410000 No. 399, Changxing Road, high tech Development Zone, Changsha, Hunan Province

Patentee after:Hunan San'an Semiconductor Co.,Ltd.

Address before:No.753-799 Min'an Avenue, Hongtang Town, Tong'an District, Xiamen City, Fujian Province, 361000

Patentee before:XIAMEN SANAN INTEGRATED CIRCUIT Co.,Ltd.

TR01Transfer of patent right

[8]ページ先頭

©2009-2025 Movatter.jp