技术领域technical field
本发明涉及流式细胞仪的总线控制领域，提出了一种流式细胞仪系统模块之间数据交互的总线控制方式。The invention relates to the field of bus control of flow cytometers, and proposes a bus control mode for data interaction among flow cytometer system modules.
背景技术Background technique
流式细胞仪的原理是单细胞悬液经特异性荧光染料染色后进入流式照射室，在流式照射室的分析点，激光照射到细胞发生散射和折射，发射出散射光，细胞所携带的荧光素被激发并发射出荧光、前向散射光(FSC)和侧向散射光(SSC)。通过光电转换器件将荧光及散射光转换成电信号，前向散射光通过光电二极管转换成电信号，侧向散射光通过光电倍增转换成电信号，荧光则被聚光器收集，不同颜色的荧光被双色反光镜转向不同的光电倍增管检测器，将荧光信号转换成电信号，散射光信号和荧光信号经过放大后，再经过数据化处理，输入计算机并储存，根据细胞的散射光和荧光进行分析。The principle of the flow cytometer is that the single cell suspension is dyed with a specific fluorescent dye and then enters the flow irradiation chamber. At the analysis point of the flow irradiation chamber, the laser light irradiates the cells to scatter and refract, emitting scattered light, and the cells carry The fluorescein is excited and emits fluorescence, forward scattered light (FSC) and side scattered light (SSC). Fluorescence and scattered light are converted into electrical signals through photoelectric conversion devices, forward scattered light is converted into electrical signals through photodiodes, side scattered light is converted into electrical signals through photoelectric multiplication, and fluorescence is collected by concentrators. Fluorescence of different colors It is turned to different photomultiplier tube detectors by the two-color mirror, and the fluorescent signal is converted into an electrical signal. After the scattered light signal and the fluorescent signal are amplified, they are processed by data, input into the computer and stored, and are processed according to the scattered light and fluorescence of the cells. analyze.
流式细胞仪的模块化程度很高，有传感器单元、数据采集单元、PCI-E接口单元、下位机接口单元、主控单元、上位机数据接收单元，各个单元各自自成模块，现阶段流式细胞仪多参数分析快速发展，分析分类速度加快，数据采集单元的数据量越来越大，对总线带宽提出了更高的要求，传统流式细胞仪总线采用VME等并行总线，总线带宽有限，可扩展板卡数量少，信号线多，布线难度加大。Flow cytometer has a high degree of modularization, including sensor unit, data acquisition unit, PCI-E interface unit, lower computer interface unit, main control unit, and upper computer data receiving unit. Each unit forms its own module. With the rapid development of multi-parameter analysis of flow cytometers, the speed of analysis and classification is accelerated, and the data volume of data acquisition units is increasing, which puts forward higher requirements for bus bandwidth. The traditional flow cytometer bus uses parallel buses such as VME, and the bus bandwidth is limited. , the number of expandable boards is small, the number of signal lines is large, and the difficulty of wiring is increased.
因此，需要一种能有效解决上述问题的流式细胞仪总线控制方式装置和方法。Therefore, there is a need for a flow cytometer bus control method device and method that can effectively solve the above problems.
发明内容Contents of the invention
根据本发明的一个方面，提供了一种流式细胞仪总线控制装置，其特征在于，所述总线控制装置包括多个传感器单元、与所述多个传感器单元对应连接的多个数据采集单元、PCI-E接口单元、下位机接口单元、主控单元及上位机数据接收单元，其中，所述传感器单元将接收到的光信号按照一定的对应关系转换为电信号；所述数据采集单元对传感器单元输出的电信号实现调理，并将模拟信号转换为相应的数字信号，最终对表征细胞特性的脉冲参数进行提取，然后以PCI-E总线协议的形式将上行发送数据；所述PCI-E接口单元实现PCI-E总线的拓扑结构，扩展PCI-E接口的数量，实现主控单元与数据采集单元及下位机接口单元之间的PCI-E总线连接；所述下位机接口单元将PCI-E数据格式转换为下位机总线格式实现对主控单元的指令控制；所述主控单元实现对PCI-E总线数据收发的控制并按照一定的协议与上位机数据接收单元进行通信；所述上位机数据接收单元与主控单元按照一定的协议进行通信，实现数据的接收及各种控制指令的发送。According to one aspect of the present invention, a flow cytometer bus control device is provided, wherein the bus control device includes a plurality of sensor units, a plurality of data acquisition units correspondingly connected to the plurality of sensor units, PCI-E interface unit, lower computer interface unit, main control unit and upper computer data receiving unit, wherein, the optical signal received by the sensor unit is converted into an electrical signal according to a certain correspondence; The electrical signal output by the unit is adjusted, and the analog signal is converted into a corresponding digital signal, and finally the pulse parameters representing the characteristics of the cell are extracted, and then the data is sent upstream in the form of the PCI-E bus protocol; the PCI-E interface The unit realizes the topology structure of the PCI-E bus, expands the number of PCI-E interfaces, and realizes the PCI-E bus connection between the main control unit and the data acquisition unit and the lower computer interface unit; the lower computer interface unit connects the PCI-E The data format is converted into the lower computer bus format to realize the command control of the main control unit; the main control unit realizes the control of the PCI-E bus data transmission and reception and communicates with the upper computer data receiving unit according to a certain protocol; the upper computer The data receiving unit communicates with the main control unit according to a certain protocol to realize data receiving and sending of various control commands.
优选地，所述传感器单元用来对流式细胞仪检测过程中与细胞或微球相关的散射光及荧光信号进行光电转换，根据各类光信号的特征及强度采用不同的传感器进行检测。Preferably, the sensor unit is used for photoelectric conversion of scattered light and fluorescence signals related to cells or microspheres during the flow cytometer detection process, and different sensors are used for detection according to the characteristics and intensities of various light signals.
优选地，所述数据采集单元用于对传感器单元输出的模拟电脉冲信号进行调理，将宽动态特性的电脉冲信号调理为可用于后续处理分析的模拟电脉冲信号，该数据采集单元对调理后的模拟电脉冲信号进行模/数转换，将调理后的模拟电脉冲信号转换为数字脉冲信号，数据采集单元对该数字脉冲信号进行计算处理，实现表征细胞或微球特征的脉冲参数的提取。Preferably, the data acquisition unit is used to adjust the analog electrical pulse signal output by the sensor unit, and adjust the electrical pulse signal with wide dynamic characteristics into an analog electrical pulse signal that can be used for subsequent processing and analysis. The analog electric pulse signal is converted to analog/digital by analog electric pulse signal after conditioning, and the digital pulse signal is calculated and processed by the data acquisition unit to realize the extraction of pulse parameters characterizing the characteristics of cells or microspheres.
优选地，所述PCI-E接口单元将主控单元、数据采集单元及下位机接口单元按照主从模式连接成PCI-E总线拓扑结构。Preferably, the PCI-E interface unit connects the main control unit, the data acquisition unit and the lower computer interface unit in a master-slave mode to form a PCI-E bus topology.
优选地，各数据采集单元的数据脉冲参数按照一定格式存放在数据缓冲单元，按照DMA的方式由数据采集单元的PCI-E接口经PCI-E单元上行传输到主控单元的内存中；各路数据采集单元的控制命令按照内存读、内存写的方式由数据采集单元的PCI-E接口经PCI-E接口单元传输到主控单元；所述下位机接口单元的数据按照内存读、内存写的方式由下位机单元上的PCI-E接口经PCI-E接口单元发送到主控单元。Preferably, the data pulse parameters of each data acquisition unit are stored in the data buffer unit according to a certain format, and are uplinked to the internal memory of the main control unit by the PCI-E interface of the data acquisition unit through the PCI-E unit in the mode of DMA; The control command of the data acquisition unit is transmitted to the main control unit by the PCI-E interface of the data acquisition unit through the PCI-E interface unit according to the mode of memory reading and memory writing; the data of the lower computer interface unit is according to the mode of memory reading and memory writing The mode is sent from the PCI-E interface on the lower computer unit to the main control unit through the PCI-E interface unit.
优选地，所述主控单元主以主从的方式实现数据采集单元以及下位机接口单元直接的数据交互。该主控单元以内存读、内存写的方式向数据采集单元以及下位机接口发送控制命令，主控单元以DMA的方式将各个数据采集单元的散射光及荧光参数存放到一块连续的内存中主控单元处理这块内存的数据，提取相关参数通过以太网传输到上位机数据接收单元，数据采集单元，及下位机接口单元以消息信号中断的方式向主控单元的CPU提出中断，得到中断向量CPU可以调动中断服务程序为请求中断的单元服务。Preferably, the master control unit implements direct data interaction between the data acquisition unit and the lower computer interface unit in a master-slave manner. The main control unit sends control commands to the data acquisition unit and the lower computer interface in the way of memory read and memory write, and the main control unit stores the scattered light and fluorescence parameters of each data acquisition unit in a continuous memory in the form of DMA. The control unit processes the data in this memory, extracts relevant parameters and transmits them to the upper computer data receiving unit, data acquisition unit, and lower computer interface unit to interrupt the CPU of the main control unit in the form of message signal interruption through Ethernet, and obtain the interrupt vector The CPU can mobilize the interrupt service routine to serve the unit requesting the interrupt.
优选地，所述下位机接口单元将主控单元的PCI-E协议指令转换为相应的下位机协议指令，所述下位机协议指令方式实现各主控单元104控制、传感器状态监测等指令及数据的传输。Preferably, the lower computer interface unit converts the PCI-E protocol instructions of the main control unit into corresponding lower computer protocol instructions, and the lower computer protocol instruction mode realizes instructions and data such as each main control unit 104 control and sensor state monitoring transmission.
根据本发明的另一方面，提供了一种用于如上述的流式细胞仪总线控制装置的总线控制方法，包括下列步骤：According to another aspect of the present invention, there is provided a bus control method for the above-mentioned flow cytometer bus control device, comprising the following steps:
单个传感器单元对多路光信号进行光电转化，并根据光信号的光强特性选择不同类型或型号的传感器作为光信号的检测器件；A single sensor unit performs photoelectric conversion on multiple optical signals, and selects different types or models of sensors as optical signal detection devices according to the light intensity characteristics of the optical signal;
传感器单元与数据采集单元一一对应，单个数据采集单元可以实现与传感器单元中传感器数量相同的光信号通道数的参数提取；The sensor unit corresponds to the data acquisition unit one by one, and a single data acquisition unit can realize the parameter extraction of the same number of optical signal channels as the number of sensors in the sensor unit;
数据采集单元处理的存储于数据缓冲区的脉冲参数通过PCI-E接口单元与主控单元之间以DMA的方式实现数据传输以内存读写的方式实现控制命令的传输；The pulse parameters processed by the data acquisition unit and stored in the data buffer are transmitted by DMA between the PCI-E interface unit and the main control unit to realize the transmission of control commands by means of memory reading and writing;
PCI-E接口单元以交换机的形式完成PCI-E总线的总线拓扑结构；The PCI-E interface unit completes the bus topology of the PCI-E bus in the form of a switch;
主控单元通过内存读写的方式通过将控制命令传送到PCIe下位机接口，然后解析。The main control unit transmits the control command to the PCIe lower computer interface through memory reading and writing, and then parses it.
根据本发明的流式细胞仪总线控制装置可以实现基于三代IO总线标准PCIe总线的控制，在带宽与可扩展性方面的优势明显。The flow cytometer bus control device according to the present invention can realize the control based on the third-generation IO bus standard PCIe bus, and has obvious advantages in terms of bandwidth and scalability.
应当理解，前述大体的描述和后续详尽的描述均为示例性说明和解释，并不应当用作对本发明所要求保护内容的限制。It should be understood that both the foregoing general description and the following detailed description are exemplary illustrations and explanations, and should not be used as limitations on the claimed content of the present invention.
附图说明Description of drawings
参考随附的附图，本发明更多的目的、功能和优点将通过本发明实施方式的如下描述得以阐明，其中：With reference to the accompanying drawings, more objects, functions and advantages of the present invention will be clarified through the following description of the embodiments of the present invention, wherein:
图1为根据本发明的流式细胞仪总线控制装置的结构示意图；Fig. 1 is a schematic structural view of a flow cytometer bus control device according to the present invention;
图2为根据本发明的数据采集单元的两种示例性结构图；Fig. 2 is two kinds of exemplary structural diagrams of the data acquisition unit according to the present invention;
图3为根据本发明的数据采集单元PCI-E总线接口示意图；Fig. 3 is a schematic diagram of the PCI-E bus interface of the data acquisition unit according to the present invention;
图4为根据本发明的数据采集单元PCI-E总线控制示意图；Fig. 4 is a schematic diagram of data acquisition unit PCI-E bus control according to the present invention;
图5为根据本发明的主控单元的多采集卡控制流程图。Fig. 5 is a control flow chart of the multi-acquisition card of the main control unit according to the present invention.
具体实施方式Detailed ways
在下文中，将参考附图描述本发明的实施例。在附图中，相同的附图标记代表相同或类似的部件，或者相同或类似的步骤。Hereinafter, embodiments of the present invention will be described with reference to the accompanying drawings. In the drawings, the same reference numerals represent the same or similar components, or the same or similar steps.
通过参考示范性实施例，本发明的目的和功能以及用于实现这些目的和功能的方法将得以阐明。然而，本发明并不受限于以下所公开的示范性实施例；可以通过不同形式来对其加以实现。说明书的实质仅仅是帮助相关领域技术人员综合理解本发明的具体细节。The objects and functions of the present invention and methods for achieving the objects and functions will be clarified by referring to the exemplary embodiments. However, the present invention is not limited to the exemplary embodiments disclosed below; it can be implemented in various forms. The essence of the description is only to help those skilled in the relevant art comprehensively understand the specific details of the present invention.
针对本发明结合示意图进行详细描述，在详述本发明实施例时，为便于说明，表示器件结构的剖面图会不依一般比例作局部放大，而且所述示意图只是示例，其在此不应限制本发明保护的范围。此外，在实际制作中应包含长度、宽度及深度的三维空间尺寸。The present invention is described in detail in conjunction with schematic diagrams. When describing the embodiments of the present invention in detail, for the convenience of explanation, the cross-sectional view showing the structure of the device will not be partially enlarged according to the general scale, and the schematic diagram is only an example, which should not limit this invention. scope of invention protection. In addition, the three-dimensional space dimensions of length, width and depth should be included in actual production.
图1是根据本发明的流式细胞仪总线控制装置的结构示意图，根据本发明的流式细胞仪总线控制装置100包括第一传感器单元101、第二传感器单元102、第三传感器单元103，通过HDMI物理接口将第一数据采集单元105，第二数据采集单元106，第三数据采集单元107分别和第一传感器单元101、第二传感器单元102、第三传感器单元103相连接。主控单元104、第一数据采集单元105、第二数据采集单元106、第三数据采集单元107以及下位机接口单元108通过PCI-E接口插入到PCI-E接口单元109，主控单元104通过以太网网线和上位机数据接收单元110连接。Fig. 1 is a schematic structural view of a flow cytometer bus control device according to the present invention, a flow cytometer bus control device 100 according to the present invention includes a first sensor unit 101, a second sensor unit 102, and a third sensor unit 103, through The HDMI physical interface connects the first data collection unit 105 , the second data collection unit 106 , and the third data collection unit 107 with the first sensor unit 101 , the second sensor unit 102 , and the third sensor unit 103 respectively. The main control unit 104, the first data acquisition unit 105, the second data acquisition unit 106, the third data acquisition unit 107 and the lower computer interface unit 108 are inserted into the PCI-E interface unit 109 through the PCI-E interface, and the main control unit 104 passes through The Ethernet network cable is connected with the data receiving unit 110 of the upper computer.
本发明的流式细胞仪总线控制装置的基于三代IO总线标准PCIe总线的控制，在带宽与可扩展性方面的优势明显。The flow cytometer bus control device of the present invention is based on the third-generation IO bus standard PCIe bus control, and has obvious advantages in terms of bandwidth and scalability.
为达到以上目的，具体地，第一传感器单元101、第二传感器单元102、第三传感器单元103分别将接收到的光信号按照一定的对应关系转换为电信号，第一数据采集单元105、第二数据采集单元106、第三数据采集单元107分别对第一传感器单元101、第二传感器单元102、第三传感器单元103输出的电信号实现调理，并将模拟信号转换为相应的数字信号，最终对表征细胞特性的脉冲参数进行提取，然后把脉冲参数从各个数据采集单元的PCIe接口上行传输。In order to achieve the above purpose, specifically, the first sensor unit 101, the second sensor unit 102, and the third sensor unit 103 respectively convert the received optical signal into an electrical signal according to a certain corresponding relationship, and the first data acquisition unit 105, the second The second data acquisition unit 106 and the third data acquisition unit 107 respectively adjust the electrical signals output by the first sensor unit 101, the second sensor unit 102, and the third sensor unit 103, and convert the analog signals into corresponding digital signals, finally The pulse parameters representing the characteristics of the cells are extracted, and then the pulse parameters are transmitted upstream from the PCIe interfaces of each data acquisition unit.
第一数据采集单元105、第二数据采集单元106、第三数据采集单元107各自的PCI-E接口实现主控单元104与数据采集单元及主控单元104与下位机接口单元108之间数据及指令按照PCI-E总线协议的传输。The respective PCI-E interfaces of the first data acquisition unit 105, the second data acquisition unit 106, and the third data acquisition unit 107 realize the data exchange between the main control unit 104 and the data acquisition unit and the main control unit 104 and the lower computer interface unit 108. The instruction is transmitted according to the PCI-E bus protocol.
下位机接口单元108将PCI-E数据格式转换为下位机总线格式实现对主控单元104的指令控制，并将各种反馈信息转换为PCI-E数据格式传送到主控单元104。The lower computer interface unit 108 converts the PCI-E data format into the lower computer bus format to realize the command control of the main control unit 104 , and converts various feedback information into the PCI-E data format and transmits them to the main control unit 104 .
PCI-E接口单元109实现用交换机(Switch)实现PCI-E接口的拓扑结构，扩展PCI-E接口的数量，实现主控单元104与数据采集单元及下位机接口单元108之间的PCI-E总线连接。The PCI-E interface unit 109 realizes the topology structure of the PCI-E interface with a switch (Switch), expands the quantity of the PCI-E interface, and realizes the PCI-E between the main control unit 104 and the data acquisition unit and the lower computer interface unit 108 bus connection.
主控单元104实现对PCI-E总线数据收发的控制并按照一定的协议与上位机数据接收单元110进行通信。The main control unit 104 realizes the control of the PCI-E bus data transmission and reception, and communicates with the upper computer data receiving unit 110 according to a certain protocol.
上位机数据接收单元110与主控单元104按照一定的协议进行通信，实现数据的接收及各种控制指令的发送。The upper computer data receiving unit 110 communicates with the main control unit 104 according to a certain protocol to realize data receiving and sending of various control commands.
所述下位机接口单元108将PCI-E数据格式转换为下位机总线格式实现对主控单元104的指令控制；The lower computer interface unit 108 converts the PCI-E data format into the lower computer bus format to realize the command control of the main control unit 104;
优选地，数据采集单元用于对传感器单元输出的模拟电脉冲信号进行调理，将宽动态特性的电脉冲信号调理为可用于后续处理分析的模拟电脉冲信号，该数据采集单元对调理后的模拟电脉冲信号进行模/数转换，将调理后的模拟电脉冲信号转换为数字脉冲信号，数据采集单元对该数字脉冲信号进行计算处理，实现表征细胞或微球特征的脉冲参数的提取。该数据采集单元将脉冲参数存放在数据缓存单元并根据主控单元104的控制指令将脉冲参数经数据采集单元上的PCI-E接口传输到主控单元104相应的数据存储区域。Preferably, the data acquisition unit is used to adjust the analog electrical pulse signal output by the sensor unit, and adjust the electrical pulse signal with wide dynamic characteristics into an analog electrical pulse signal that can be used for subsequent processing and analysis. The electrical pulse signal is converted to analog/digital, and the conditioned analog electrical pulse signal is converted into a digital pulse signal. The data acquisition unit calculates and processes the digital pulse signal to realize the extraction of pulse parameters representing the characteristics of cells or microspheres. The data acquisition unit stores the pulse parameters in the data cache unit and transmits the pulse parameters to the corresponding data storage area of the main control unit 104 through the PCI-E interface on the data acquisition unit according to the control instruction of the main control unit 104 .
优选地，所述第一数据采集单元105、第二数据采集单元106、第三数据采集单元107用来对流式细胞仪检测过程中与细胞或微球相关的散射光及荧光信号进行光电转换，根据各类光信号的特征及强度采用不同的传感器进行检测。Preferably, the first data acquisition unit 105, the second data acquisition unit 106, and the third data acquisition unit 107 are used for photoelectric conversion of scattered light and fluorescence signals related to cells or microspheres during the flow cytometry detection process, According to the characteristics and intensity of various optical signals, different sensors are used for detection.
通常，散射光信号相对较强可采用光电二极管、雪崩二极管等传感器进行检测；荧光信号相对较弱采用光电倍增管(PMT)进行检测。根据流式细胞仪检测性能的不同，传感器单元可能不止一个，上述三个传感器单元和对应的三个数据采集单元也仅仅为本发明的一个实施例。每个传感器单元内包含不止一个传感器，每个传感器对一路光信号进行检测。传感器单元与后续数据采集单元一一对应。Generally, sensors such as photodiodes and avalanche diodes can be used to detect relatively strong scattered light signals; photomultiplier tubes (PMTs) can be used to detect relatively weak fluorescent signals. Depending on the detection performance of the flow cytometer, there may be more than one sensor unit, and the above three sensor units and the corresponding three data acquisition units are only one embodiment of the present invention. Each sensor unit contains more than one sensor, and each sensor detects one optical signal. The sensor unit is in one-to-one correspondence with the subsequent data acquisition unit.
优选地，PCI-E接口单元109将主控单元104、数据采集单元及下位机接口单元108按照主从模式连接成PCI-E总线拓扑结构。主控单元104为RC端，数据采集单元及下位机接口单元108为EP端，该PCI-E接口单元109可以是主控单元104的一部分也可以单独成为一个独立结构。Preferably, the PCI-E interface unit 109 connects the main control unit 104, the data acquisition unit and the lower computer interface unit 108 into a PCI-E bus topology in a master-slave mode. The main control unit 104 is the RC end, the data acquisition unit and the lower computer interface unit 108 are the EP end, and the PCI-E interface unit 109 can be a part of the main control unit 104 or can be an independent structure.
优选地，各路数据采集单元的数据脉冲参数按照一定格式存放在数据缓冲单元，按照DMA的方式由数据采集单元的PCI-E接口经PCI-E单元上行传输到主控单元104的内存中。各路数据采集单元的控制命令按照内存读、内存写的方式由数据采集单元的PCI-E接口经PCI-E接口单元109传输到主控单元104。下位机接口的数据按照内存读、内存写的方式由下位机单元上的PCI-E接口经PCI-E接口单元109发送到主控单元104。Preferably, the data pulse parameters of each data acquisition unit are stored in the data buffer unit according to a certain format, and are uplinked to the memory of the main control unit 104 by the PCI-E interface of the data acquisition unit via the PCI-E unit in a DMA manner. The control commands of each data acquisition unit are transmitted from the PCI-E interface of the data acquisition unit to the main control unit 104 via the PCI-E interface unit 109 in the manner of memory read and memory write. The data of the lower computer interface is sent from the PCI-E interface on the lower computer unit to the main control unit 104 via the PCI-E interface unit 109 in the manner of memory read and memory write.
优选地，主控单元104主要以主从的方式实现数据采集单元以及下位机接口单元108直接的数据交互。该主控单元104以内存读、内存写的方式向数据采集单元以及下位机接口发送控制命令，主控单元104以DMA的方式将各个数据采集单元的散射光及荧光参数存放到一块连续的内存中主控单元104处理这块内存的数据，提取相关参数通过以太网传输到上位机数据接收单元110。数据采集单元，及下位机接口单元108以消息信号中断的方式向主控单元104的CPU提出中断，得到中断向量CPU可以调动中断服务程序为请求中断的单元服务。Preferably, the master control unit 104 mainly implements direct data interaction between the data acquisition unit and the lower computer interface unit 108 in a master-slave manner. The main control unit 104 sends control commands to the data acquisition unit and the lower computer interface in the way of memory reading and memory writing, and the main control unit 104 stores the scattered light and fluorescence parameters of each data acquisition unit in a continuous memory in the form of DMA. The central control unit 104 processes the data in this memory, extracts relevant parameters and transmits them to the upper computer data receiving unit 110 through Ethernet. The data acquisition unit and the lower computer interface unit 108 propose an interrupt to the CPU of the main control unit 104 in the form of a message signal interrupt, and the CPU can mobilize the interrupt service program to serve the interrupt requesting unit after obtaining the interrupt vector.
优选地，下位机接口单元108将主控单元104的PCI-E协议指令转换为相应的下位机协议指令，常用的下位机协议方式有RS232、485、eCan等，该下位机协议方式主要实现对主控单元104的控制、传感器状态监测等指令及数据的传输。Preferably, the lower computer interface unit 108 converts the PCI-E protocol instruction of the main control unit 104 into a corresponding lower computer protocol instruction. Commonly used lower computer protocol methods include RS232, 485, eCan, etc., and the lower computer protocol method mainly realizes The control of the main control unit 104, the transmission of instructions and data such as sensor status monitoring.
根据本发明的另一方面，还提供了一种流式细胞仪总线控制方法，包括下列步骤：According to another aspect of the present invention, there is also provided a flow cytometer bus control method, comprising the following steps:
单个传感器单元对多路光信号进行光电转化，并根据光信号的光强特性选择不同类型或型号的传感器作为光信号的检测器件；A single sensor unit performs photoelectric conversion on multiple optical signals, and selects different types or models of sensors as optical signal detection devices according to the light intensity characteristics of the optical signal;
传感器单元与数据采集单元一一对应，单个数据采集单元可以实现与传感器单元中传感器数量相同的光信号通道数的参数提取；The sensor unit corresponds to the data acquisition unit one by one, and a single data acquisition unit can realize the parameter extraction of the same number of optical signal channels as the number of sensors in the sensor unit;
数据采集单元处理的存储于数据缓冲区的脉冲参数通过PCI-E接口单元109与主控单元104之间以DMA的方式实现数据传输以内存读写的方式实现控制命令的传输；The pulse parameters processed by the data acquisition unit and stored in the data buffer are implemented in the mode of DMA between the PCI-E interface unit 109 and the main control unit 104 to realize the data transmission and realize the transmission of the control command in the mode of memory reading and writing;
PCI-E接口单元109以交换机的形式完成PCI-E总线的总线拓扑结构；The PCI-E interface unit 109 completes the bus topology of the PCI-E bus in the form of a switch;
主控单元104通过内存读写的方式通过将控制命令传送到PCIe下位机接口，然后解析。The main control unit 104 transmits the control command to the PCIe lower computer interface through memory reading and writing, and then parses it.
图2是根据本发明的数据采集单元的两种示例性模块图。其中图2(a)中，数据采集单元依次连接包括模/数转换模块，模拟电脉冲调理单元，参数提取模块和数据缓存单元；图2(b)中，数据采集单元依次连接包括模拟电脉冲调理单元，模数转换模块，参数提取模块，数据缓存单元。传感器单元将接收到的光信号按照一定的对应关系转换为电信号，数据采集单元对传感器单元输出的电信号实现调理，并将模拟信号转换为相应的数字信号，接着对表征细胞特性的脉冲参数进行提取，将提取的参数按照一定的格式存放到数据缓存单元，数据采集单元的PCI-E接口模块以DMA的形式把缓存单元中的脉冲参数从EP端PCIe接口上行传输到控制单元。Fig. 2 is two exemplary block diagrams of the data acquisition unit according to the present invention. Wherein in Figure 2 (a), the data acquisition unit is sequentially connected including an analog/digital conversion module, an analog electrical pulse conditioning unit, a parameter extraction module and a data buffer unit; in Figure 2 (b), the data acquisition unit is sequentially connected including an analog electrical pulse A conditioning unit, an analog-to-digital conversion module, a parameter extraction module, and a data cache unit. The sensor unit converts the received optical signal into an electrical signal according to a certain corresponding relationship. The data acquisition unit adjusts the electrical signal output by the sensor unit and converts the analog signal into a corresponding digital signal. Extraction is carried out, and the extracted parameters are stored in the data buffer unit according to a certain format. The PCI-E interface module of the data acquisition unit transmits the pulse parameters in the buffer unit from the PCIe interface of the EP end to the control unit in the form of DMA.
图3是根据本发明的数据采集单元的PCI-E总线接口示意图。数据采集单元的PCI-E接口在FPGA芯片中设计，由片内RAM，DMA控制逻辑，发送部件，接收部件等应用层模块，以及事物层、链路层、物理层构成，组成一个完整的PCI-E总线接口。Fig. 3 is a schematic diagram of the PCI-E bus interface of the data acquisition unit according to the present invention. The PCI-E interface of the data acquisition unit is designed in the FPGA chip. It is composed of on-chip RAM, DMA control logic, sending components, receiving components and other application layer modules, as well as the transaction layer, link layer, and physical layer, forming a complete PCI -E bus interface.
图4为根据本发明的数据采集单元的PCI-E总线控制示意图，数据采集单元的PCI-E接口上电复位后，接收TLP包，根据包头类型判断TLP包的类型，如果是内存写，根据接收的地址，判断是DMA写命令还是向数据采集卡发送的控制命令，如果是控制命令则解析控制命令控制板卡的工作，如果是DMA命令，则根据接收到的TLP包，解析出DMA的目的地址、源地址、数据长度，然后根据DMA信息组织一个或者多个内存写TLP包，将数据缓存中的脉冲参数数据向控制单元发送，所有的数据发送完毕后，向控制模块发送消息信号中断的内存写数据包，然后返回。如果TLP的为内存读数据包，则将相应地址的数据取出后组织成带数据的完成包发送给主控单元104，然后直接结束返回。Fig. 4 is the PCI-E bus control schematic diagram according to the data acquisition unit of the present invention, after the PCI-E interface power-on reset of the data acquisition unit, receive TLP bag, judge the type of TLP bag according to the header type, if it is memory write, according to The received address is judged whether it is a DMA write command or a control command sent to the data acquisition card. If it is a control command, it will analyze the control command to control the work of the board. If it is a DMA command, it will analyze the DMA address according to the received TLP packet. Destination address, source address, data length, and then organize one or more memory write TLP packets according to the DMA information, and send the pulse parameter data in the data cache to the control unit. After all the data is sent, send a message signal to the control module to interrupt The memory write packet, and then return. If the TLP is a memory read data packet, take out the data at the corresponding address and organize it into a complete packet with data and send it to the main control unit 104, and then directly end and return.
下位机接口单元108上电复位后，接收TLP数据包，根据包头类型判断TLP包的类型，如果是内存写，根据接收的地址，向数据采集卡发送控制命令，如果是内存读则根据接收到的地址向主控单元104发送下位机接口单元108寄存器中的数据，然后返回。After the lower computer interface unit 108 is powered on and reset, it receives the TLP packet, and judges the type of the TLP packet according to the header type. If it is a memory write, it sends a control command to the data acquisition card according to the received address. If it is a memory read, it sends a control command according to the received address. Send the data in the register of the lower computer interface unit 108 to the main control unit 104, and then return.
图5为根据本发明的主控单元104的多采集卡控制流程图，系统启动后初始化多块采集卡单元，然后等待上位机单元消息，如果是命令则进行PCI-E写命令，或者PCI-E读命令，这时如果端口没有被占用直接执行写操作。如果要执行DMA读，则直接控制程序发送相关DMA命令，同时打开中断等待数据采集单元DMA操作的完成。如果是端口读命令则直接发送读命令，然后等待带数据的完成数据包。如果收到PCI-E中断则直接清中断，然后处理相关中断服务程序，完成后返回。Fig. 5 is according to the multi-acquisition card control flow diagram of master control unit 104 of the present invention, after the system starts, initializes many block acquisition card units, then waits for the host computer unit message, if it is an order, then carry out PCI-E write command, or PCI-E E read command, at this time, if the port is not occupied, directly execute the write operation. If you want to perform DMA reading, then directly control the program to send relevant DMA commands, and open the interrupt to wait for the completion of the DMA operation of the data acquisition unit. If it is a port read command, send the read command directly, and then wait for the completion packet with data. If a PCI-E interrupt is received, it will clear the interrupt directly, then process the relevant interrupt service routine, and return after completion.
上位机数据接收单元110与主控单元104按照一定的协议进行通信，实现数据的接收及各种控制指令的发送。The upper computer data receiving unit 110 communicates with the main control unit 104 according to a certain protocol to realize data receiving and sending of various control commands.
根据本发明的流式细胞仪总线控制装置可以实现基于三代IO总线标准PCIe总线的控制，在带宽与可扩展性方面的优势明显。The flow cytometer bus control device according to the present invention can realize the control based on the third-generation IO bus standard PCIe bus, and has obvious advantages in terms of bandwidth and scalability.
结合这里披露的本发明的说明和实践，本发明的其他实施例对于本领域技术人员都是易于想到和理解的。说明和实施例仅被认为是示例性的，本发明的真正范围和主旨均由权利要求所限定。Other embodiments of the invention will be apparent to and understood by those skilled in the art from consideration of the specification and practice of the invention disclosed herein. The description and examples are considered exemplary only, with the true scope and spirit of the invention defined by the claims.
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2015106621448 | 2015-10-14 | ||
| CN201510662144 | 2015-10-14 |
| Publication Number | Publication Date |
|---|---|
| CN106290943A CN106290943A (en) | 2017-01-04 |
| CN106290943Btrue CN106290943B (en) | 2018-07-27 |
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610890460.5AExpired - Fee RelatedCN106290943B (en) | 2015-10-14 | 2016-10-12 | A kind of flow cytometer bus control device and method |
| Country | Link |
|---|---|
| CN (1) | CN106290943B (en) |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109946216A (en)* | 2017-12-21 | 2019-06-28 | 深圳市帝迈生物技术有限公司 | A cell analyzer capable of synchronously storing multiple pulse data and its control method |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1624674A (en)* | 2003-11-06 | 2005-06-08 | 戴尔产品公司 | Dynamic Reconfiguration of PCI Express Links |
| CN102551810A (en)* | 2012-03-09 | 2012-07-11 | 华南师范大学 | Multichannel synchronous real-time digitalized photoacoustic imaging device and method |
| CN103460018A (en)* | 2011-02-04 | 2013-12-18 | 塞通诺米/St有限责任公司 | Particle sorting apparatus and method |
| CN104317752A (en)* | 2014-11-21 | 2015-01-28 | 中国人民解放军国防科学技术大学 | Condition type triggering high-speed synchronous collecting and recording system with expandable channels |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101466006A (en)* | 2009-01-05 | 2009-06-24 | 浙江大学 | Method for storing real-time data of video collection system |
| US8388204B2 (en)* | 2009-09-22 | 2013-03-05 | Cyberoptics Corporation | High speed, high resolution, three dimensional solar cell inspection system |
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1624674A (en)* | 2003-11-06 | 2005-06-08 | 戴尔产品公司 | Dynamic Reconfiguration of PCI Express Links |
| CN103460018A (en)* | 2011-02-04 | 2013-12-18 | 塞通诺米/St有限责任公司 | Particle sorting apparatus and method |
| CN102551810A (en)* | 2012-03-09 | 2012-07-11 | 华南师范大学 | Multichannel synchronous real-time digitalized photoacoustic imaging device and method |
| CN104317752A (en)* | 2014-11-21 | 2015-01-28 | 中国人民解放军国防科学技术大学 | Condition type triggering high-speed synchronous collecting and recording system with expandable channels |
| Title |
|---|
| 《用于流式细胞仪的数据采集系统设计与实现》;裴智果等;《电子测量技术》;20150731;第38卷(第7期);第84-87页* |
| Publication number | Publication date |
|---|---|
| CN106290943A (en) | 2017-01-04 |
| Publication | Publication Date | Title |
|---|---|---|
| CN107171978B (en) | Gigabit Ethernet multi-channel data cycle acquisition system and acquisition method | |
| CN109547693B (en) | Multi-sensor data synchronization system and image data synchronization method | |
| CN103986869A (en) | A high-speed TDICCD remote sensing camera image acquisition and display device | |
| CN118858113B (en) | Collection chamber module and flow cytometry data acquisition system | |
| CN112416844B (en) | Spike signal detection and classification device based on FPGA and GPU | |
| CN102662893A (en) | Multifunctional bus data conversion system | |
| CN104714907B (en) | A kind of pci bus is converted to ISA and APB bus design methods | |
| CN106290943B (en) | A kind of flow cytometer bus control device and method | |
| CN106706503A (en) | Digital signal acquisition system for flow cytometer | |
| CN106598543A (en) | Data process system of image sensor | |
| WO2020100667A1 (en) | Information processing device, information processing method, and computer program | |
| CN102176680A (en) | Detection device for electricity information acquisition system | |
| CN205942312U (en) | A signal acquisition device based on FPGA | |
| CN106059927A (en) | Router device enabling star configured limited cascade automatic reconstruction network and network thereof | |
| CN105530153A (en) | Slave device communication method in network, communication network, master device and slave device | |
| CN109443557B (en) | A single photon pulse arrival time detection device | |
| CN206282271U (en) | A kind of Serial Ports Extension System based on FPGA | |
| CN109842601B (en) | Manned submersible serial port data acquisition and forwarding device | |
| CN203057366U (en) | A wireless image transmission system based on ZigBee network | |
| Polini et al. | Design of the ATLAS IBL readout system | |
| CN202734966U (en) | Color sensing multipath detection system based on USB interface | |
| Xu et al. | An ATCA-based high performance compute node for trigger and data acquisition in large experiments | |
| CN109495353A (en) | A kind of Internet of Things card batch detection device and method | |
| CN106650006B (en) | Debugging method and system of programmable logic device and electronic design automation terminal | |
| CN209057227U (en) | A kind of Internet of Things card batch detection device |
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | Granted publication date:20180727 | |
| CF01 | Termination of patent right due to non-payment of annual fee |