Movatterモバイル変換


[0]ホーム

URL:


CN106158589A - Improve method and the method for manufacturing integrated circuit of shallow trench isolation process metallic pollution - Google Patents

Improve method and the method for manufacturing integrated circuit of shallow trench isolation process metallic pollution
Download PDF

Info

Publication number
CN106158589A
CN106158589ACN201610612979.7ACN201610612979ACN106158589ACN 106158589 ACN106158589 ACN 106158589ACN 201610612979 ACN201610612979 ACN 201610612979ACN 106158589 ACN106158589 ACN 106158589A
Authority
CN
China
Prior art keywords
trench isolation
shallow trench
metallic pollution
isolation process
shallow
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610612979.7A
Other languages
Chinese (zh)
Inventor
刘涛
黄彪
刘玮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huali Microelectronics Corp
Original Assignee
Shanghai Huali Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huali Microelectronics CorpfiledCriticalShanghai Huali Microelectronics Corp
Priority to CN201610612979.7ApriorityCriticalpatent/CN106158589A/en
Publication of CN106158589ApublicationCriticalpatent/CN106158589A/en
Pendinglegal-statusCriticalCurrent

Links

Classifications

Landscapes

Abstract

The invention provides a kind of method improving shallow trench isolation process metallic pollution and method for manufacturing integrated circuit.The method improving shallow trench isolation process metallic pollution according to the present invention includes: be arranged in by silicon chip in shallow ditch groove separation process board, wherein uses electrostatic chuck to fix silicon chip;While performing shallow ditch groove separation process, lead to noble gas on the surface relative with silicon chip of electrostatic chuck, to take away the heavy metal element of electrostatic chuck surface;Vacuum pump is utilized to take the air in shallow ditch groove separation process board away.

Description

Improve method and the method for manufacturing integrated circuit of shallow trench isolation process metallic pollution
Technical field
The present invention relates to field of semiconductor manufacture, it is more particularly related to one improves shallow trench isolation processThe method of metallic pollution and have employed the IC manufacturing side of method of this improvement shallow trench isolation process metallic pollutionMethod.
Background technology
STI (Shallow Trench Isolation, improve shallow trench isolation) technique along with integrated circuit live width byGradually reducing the problem more and more facing filling cavity, the mode of traditional pure deposition can cause the generation in cavity.And new workSkill is introducing NF3While etching, the problem that have also been introduced metallic pollution, and these metals especially heavy metal (Cr, Ti, Zn,Cu, Fe, Mn) to cause the reduction of product yield, wherein heavy metal Cr after ultra-specification be one of major influence factors.
It is therefore desirable to it is possible to a kind of method that can effectively improve shallow trench isolation process metallic pollution is provided.
Summary of the invention
The technical problem to be solved is for there is drawbacks described above in prior art, it is provided that one can be effectiveThe method that ground improves shallow trench isolation process metallic pollution.
In order to realize above-mentioned technical purpose, according to the present invention, it is provided that one improves shallow trench isolation process metallic pollutionMethod, including:
First step: be arranged in by silicon chip in shallow ditch groove separation process board, wherein uses electrostatic chuck to fix silicon chip;
Second step: while performing shallow ditch groove separation process, lead to inertia on the surface relative with silicon chip of electrostatic chuckGas, to take away the heavy metal element of electrostatic chuck surface.
Preferably, the described method improving shallow trench isolation process metallic pollution also includes third step: utilize vacuum pumpTake the air in shallow ditch groove separation process board away.
Preferably, heavy metal element is Cr element.
Preferably, noble gas is He gas.
Preferably, shallow ditch groove separation process includes that plasma-based is bombarded.
Preferably, shallow ditch groove separation process includes NF3Etching.
Preferably, shallow ditch groove separation process includes depositing operation.
In order to realize above-mentioned technical purpose, according to the present invention, additionally provide one have employed above-mentioned improve shallow trench isolationThe method for manufacturing integrated circuit of the method for processing procedure metallic pollution.
In the present invention, when technique performs, by leading to the He of certain flow at electrostatic chuck surface, by electrostatic chuck tableThe Cr element in face blows away, and is taken away by vacuum pump, thus reduces the purpose that metal Cr pollutes.
Accompanying drawing explanation
In conjunction with accompanying drawing, and by with reference to detailed description below, it will more easily the present invention is had more complete understandingAnd its adjoint advantage and feature is more easily understood, wherein:
Fig. 1 schematically shows the side improving shallow trench isolation process metallic pollution according to the preferred embodiment of the inventionThe flow chart of method.
It should be noted that accompanying drawing is used for illustrating the present invention, and the unrestricted present invention.Note, represent that the accompanying drawing of structure canCan be not necessarily drawn to scale.Further, in accompanying drawing, same or like element indicates same or like label.
Detailed description of the invention
In order to make present disclosure more clear and understandable, below in conjunction with specific embodiments and the drawings in the present inventionAppearance is described in detail.
The present inventor, by analyzing the composition of shallow ditch groove separation process board internal part, finds its critical componentElectrostatic chuck surface composition contains the Cr of 5%, and electrostatic chuck inherently has adsorption, its surface because plasma-based bombardment andNF3The Cr element etched and separate out, will remain in electrostatic chuck surface because of the absorption of electrostatic chuck, all the time thus at silicon chipDuring transmission, Cr element is kicked up, and then pollutes silicon chip.
Correspondingly, the present invention proposes, silicon chip deposits when, by leading to the He of certain flow at electrostatic chuck surface,The Cr element of electrostatic chuck surface is blown away, and is taken away by vacuum pump, thus reduce the purpose that metal Cr pollutes.
Fig. 1 schematically shows the side improving shallow trench isolation process metallic pollution according to the preferred embodiment of the inventionThe flow chart of method.
As it is shown in figure 1, the method improving shallow trench isolation process metallic pollution according to the preferred embodiment of the invention includes:
First step S1: be arranged in by silicon chip in shallow ditch groove separation process board, wherein uses electrostatic chuck to fix silicon chip;
Second step S2: while performing shallow ditch groove separation process, lead to lazy on the surface relative with silicon chip of electrostatic chuckProperty gas, to take away the heavy metal element (Cr element) of electrostatic chuck surface;
Such as, noble gas is He gas.
Such as, shallow ditch groove separation process includes that plasma-based is bombarded.
Such as, shallow ditch groove separation process includes NF3Etching.
Such as, shallow ditch groove separation process includes depositing operation.
Third step S3: utilize vacuum pump to take the air in shallow ditch groove separation process board away.
Thus, as it has been described above, when technique performs, by leading to the He of certain flow at electrostatic chuck surface, electrostatic is inhaledThe Cr element of panel surface blows away, and is taken away by vacuum pump, thus reduces the purpose that metal Cr pollutes.
Wherein, second step S2 and third step S3 can synchronize to carry out.
Furthermore, it is necessary to explanation, unless stated otherwise or point out, otherwise the term in description " first ", " theTwo ", " the 3rd " etc. describe be used only for distinguishing in description each assembly, element, step etc. rather than for representing eachLogical relation between assembly, element, step or ordering relation etc..
Although it is understood that the present invention discloses as above with preferred embodiment, but above-described embodiment being not used toLimit the present invention.For any those of ordinary skill in the art, without departing under technical solution of the present invention ambit,Technical solution of the present invention is made many possible variations and modification by the technology contents that all may utilize the disclosure above, or is revised asEquivalent embodiments with change.Therefore, every content without departing from technical solution of the present invention, according to the technical spirit pair of the present inventionAny simple modification made for any of the above embodiments, equivalent variations and modification, all still fall within the scope of technical solution of the present invention protectionIn.

Claims (8)

CN201610612979.7A2016-07-292016-07-29Improve method and the method for manufacturing integrated circuit of shallow trench isolation process metallic pollutionPendingCN106158589A (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
CN201610612979.7ACN106158589A (en)2016-07-292016-07-29Improve method and the method for manufacturing integrated circuit of shallow trench isolation process metallic pollution

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
CN201610612979.7ACN106158589A (en)2016-07-292016-07-29Improve method and the method for manufacturing integrated circuit of shallow trench isolation process metallic pollution

Publications (1)

Publication NumberPublication Date
CN106158589Atrue CN106158589A (en)2016-11-23

Family

ID=57327765

Family Applications (1)

Application NumberTitlePriority DateFiling Date
CN201610612979.7APendingCN106158589A (en)2016-07-292016-07-29Improve method and the method for manufacturing integrated circuit of shallow trench isolation process metallic pollution

Country Status (1)

CountryLink
CN (1)CN106158589A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN107706076A (en)*2017-08-162018-02-16上海华力微电子有限公司A kind of method for improving cmos image sensor etching cavity metallic pollution

Citations (5)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPH0766271A (en)*1993-08-311995-03-10Canon Inc Electrostatic adsorption device
KR100232217B1 (en)*1997-04-291999-12-01김영환 Insulation film deposition equipment and insulating film deposition method using the same
US20090283217A1 (en)*2008-05-152009-11-19Applied Materials, Inc.Apparatus for etching semiconductor wafers
KR20130113158A (en)*2012-04-052013-10-15주식회사 테스Substrate processing apparatus
CN103962341A (en)*2014-04-282014-08-06上海华力微电子有限公司Purging device for removing foreign bodies on surface of electrostatic chuck

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPH0766271A (en)*1993-08-311995-03-10Canon Inc Electrostatic adsorption device
KR100232217B1 (en)*1997-04-291999-12-01김영환 Insulation film deposition equipment and insulating film deposition method using the same
US20090283217A1 (en)*2008-05-152009-11-19Applied Materials, Inc.Apparatus for etching semiconductor wafers
KR20130113158A (en)*2012-04-052013-10-15주식회사 테스Substrate processing apparatus
CN103962341A (en)*2014-04-282014-08-06上海华力微电子有限公司Purging device for removing foreign bodies on surface of electrostatic chuck

Cited By (2)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN107706076A (en)*2017-08-162018-02-16上海华力微电子有限公司A kind of method for improving cmos image sensor etching cavity metallic pollution
CN107706076B (en)*2017-08-162019-04-12上海华力微电子有限公司A method of improving cmos image sensor etching cavity metallic pollution

Similar Documents

PublicationPublication DateTitle
TW200514919A (en)Evacuation apparatus
WO2009063954A1 (en)Substrate processing method and substrate processed by this method
US8955735B2 (en)Method for enhancing the yield rate of ball implanting of a substrate of an integrated circuit
CN106158589A (en)Improve method and the method for manufacturing integrated circuit of shallow trench isolation process metallic pollution
CN104766814A (en)Device and method for preventing growth of natural oxidation film in wet cleaning process
TW201813935A (en)Glass sheet for facilitating the direction discriminability of the glass sheet by roughening an adsorption surface
CN107251201A (en)The manufacture method of semiconductor device
CN103367192A (en)Method for detecting under-etching and deficiency defect of through hole
CN104112697A (en)Copper filling quality improving method
CN107195585A (en)Method for adjusting threshold value of CMOS (complementary Metal oxide semiconductor) device and CMOS device
CN103839885B (en)The method removing defect
CN104167385A (en)Method for improving reliability of semiconductor device of interconnection process
CN105097531B (en)A kind of manufacturing method of semiconductor devices terminal structure
CN105931957A (en)Method for eliminating residual polysilicon
EP1752872A3 (en)Method and system for high-speed floating-point operations and related computer program product
CN104051258B (en)Photoresist removing method applied to gate last process
CN103681508A (en) Semiconductor device and manufacturing method thereof
CN105977150A (en)Method for reducing substrate surface damage in ONO etching and semiconductor manufacturing method
CN102751197B (en)Method for manufacturing NMOS (N-channel metal oxide semiconductor) device
CN104112698A (en)Hard mask laminated structure and fabrication method thereof
CN104112699A (en)Method for eliminating bump effect in semiconductor structure
CN105470104B (en)Lithographic method
CN105336679B (en)A method of forming metal interconnection structure
US20050233586A1 (en)Method to reduce silanol and improve barrier properties in low K dielectric IC interconnects
US8871106B2 (en)Masking method for locally treating surface

Legal Events

DateCodeTitleDescription
C06Publication
PB01Publication
C10Entry into substantive examination
SE01Entry into force of request for substantive examination
RJ01Rejection of invention patent application after publication

Application publication date:20161123

RJ01Rejection of invention patent application after publication

[8]ページ先頭

©2009-2025 Movatter.jp