Movatterモバイル変換


[0]ホーム

URL:


CN104022634B - A kind of storage capacitor formula high and low pressure surge restraint circuit and suppressing method thereof - Google Patents

A kind of storage capacitor formula high and low pressure surge restraint circuit and suppressing method thereof
Download PDF

Info

Publication number
CN104022634B
CN104022634BCN201410300193.2ACN201410300193ACN104022634BCN 104022634 BCN104022634 BCN 104022634BCN 201410300193 ACN201410300193 ACN 201410300193ACN 104022634 BCN104022634 BCN 104022634B
Authority
CN
China
Prior art keywords
comparator
sampling resistor
circuit
diode
storage capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201410300193.2A
Other languages
Chinese (zh)
Other versions
CN104022634A (en
Inventor
胡海斌
赵隆冬
胡进
徐辉
张石磊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 43 Research Institute
Original Assignee
CETC 43 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 43 Research InstitutefiledCriticalCETC 43 Research Institute
Priority to CN201410300193.2ApriorityCriticalpatent/CN104022634B/en
Publication of CN104022634ApublicationCriticalpatent/CN104022634A/en
Application grantedgrantedCritical
Publication of CN104022634BpublicationCriticalpatent/CN104022634B/en
Expired - Fee Relatedlegal-statusCriticalCurrent
Anticipated expirationlegal-statusCritical

Links

Landscapes

Abstract

Translated fromChinese

本发明提供一种储能电容式高、低压浪涌抑制电路及其抑制方法,该电路包括常闭继电器、防回流二极管、DC/DC转换器、储能电容、常开继电器、MOS管、第一限流电阻、由第一采样电阻和第二采样电阻构成的第一采样电路、由第三采样电阻和第四采样电阻构成的第二采样电路、由稳压二极管和第二限流电阻构成的基准电压电路以及由第一比较器、第一开关元件、第二比较器和第二开关元件构成的控制电路。本发明还提供一种储能电容式高、低压浪涌抑制电路的抑制方法。本发明可以同时满足抑制高压浪涌和低压浪涌的需求,提高了电源电路的工作稳定性。

The invention provides an energy storage capacitive high and low voltage surge suppression circuit and a suppression method thereof, the circuit includes a normally closed relay, an anti-backflow diode, a DC/DC converter, an energy storage capacitor, a normally open relay, a MOS tube, a first A current limiting resistor, a first sampling circuit composed of a first sampling resistor and a second sampling resistor, a second sampling circuit composed of a third sampling resistor and a fourth sampling resistor, a Zener diode and a second current limiting resistor The reference voltage circuit and the control circuit composed of the first comparator, the first switch element, the second comparator and the second switch element. The invention also provides a suppression method for the energy storage capacitor type high and low voltage surge suppression circuit. The invention can meet the requirements of suppressing high-voltage surge and low-voltage surge at the same time, and improves the working stability of the power supply circuit.

Description

Translated fromChinese
一种储能电容式高、低压浪涌抑制电路及其抑制方法An energy storage capacitive high and low voltage surge suppressing circuit and its suppressing method

技术领域technical field

本发明涉及电压浪涌抑制技术领域,具体是一种储能电容式高、低压浪涌抑制电路及其抑制方法。The invention relates to the technical field of voltage surge suppression, in particular to an energy storage capacitive high and low voltage surge suppression circuit and a suppression method thereof.

背景技术Background technique

在电源领域的电路设计中必须考虑浪涌抑制,否则当电源输入端输入浪涌电压时,会对整个电源电路产生干扰,使电路出现故障或损坏。传统的储能电容式浪涌抑制电路只能单独抑制高压浪涌或低压浪涌,不利于整个电源电路的稳定性。Surge suppression must be considered in the circuit design of the power supply field, otherwise, when the power supply input terminal inputs a surge voltage, it will interfere with the entire power supply circuit, causing the circuit to malfunction or be damaged. Traditional energy storage capacitive surge suppression circuits can only suppress high-voltage surges or low-voltage surges alone, which is not conducive to the stability of the entire power supply circuit.

发明内容Contents of the invention

本发明的目的在于提供一种储能电容式高、低压浪涌抑制电路及其抑制方法,能够同时满足抑制高压浪涌和低压浪涌的需求。The object of the present invention is to provide an energy storage capacitive high and low voltage surge suppressing circuit and its suppressing method, which can simultaneously meet the requirements of suppressing high voltage surge and low voltage surge.

本发明的技术方案为:Technical scheme of the present invention is:

一种储能电容式高、低压浪涌抑制电路,包括防回流二极管、DC/DC转换器、储能电容和MOS管;所述防回流二极管的阳极和DC/DC转换器的输入端均通过常闭继电器连接到电源输入电压,所述防回流二极管的阴极直接与电源输出端连接,所述DC/DC转换器的输出端通过常开继电器与电源输出端连接;所述储能电容的一端连接到DC/DC转换器与常开继电器之间的节点,另一端接地;所述MOS管的漏极连接到电源输入电压,其源极通过第一限流电阻接地,MOS管与第一限流电阻之间的节点分别连接到常闭继电器和常开继电器的控制端,An energy storage capacitive high and low voltage surge suppression circuit, comprising an anti-backflow diode, a DC/DC converter, an energy storage capacitor and a MOS tube; the anode of the anti-backflow diode and the input end of the DC/DC converter pass through The normally closed relay is connected to the input voltage of the power supply, the cathode of the anti-backflow diode is directly connected to the output terminal of the power supply, and the output terminal of the DC/DC converter is connected to the output terminal of the power supply through a normally open relay; one end of the energy storage capacitor Connect to the node between the DC/DC converter and the normally open relay, and the other end is grounded; the drain of the MOS tube is connected to the power input voltage, and its source is grounded through the first current limiting resistor, and the MOS tube is connected to the first limiting resistor. The nodes between the flow resistors are respectively connected to the control terminals of the normally closed relay and the normally open relay,

该电路还包括由第一采样电阻和第二采样电阻构成的第一采样电路、由第三采样电阻和第四采样电阻构成的第二采样电路、由稳压二极管和第二限流电阻构成的基准电压电路以及由第一比较器、第一开关元件、第二比较器和第二开关元件构成的控制电路;The circuit also includes a first sampling circuit composed of a first sampling resistor and a second sampling resistor, a second sampling circuit composed of a third sampling resistor and a fourth sampling resistor, a voltage regulator diode and a second current limiting resistor. a reference voltage circuit and a control circuit composed of a first comparator, a first switching element, a second comparator and a second switching element;

所述第一采样电阻与第二采样电阻串联连接,所述第一采样电阻的一端连接到电源输入电压,另一端通过第二采样电阻接地,所述第三采样电阻与第四采样电阻串联连接,所述第三采样电阻的一端连接到电源输入电压,另一端通过第四采样电阻接地;所述稳压二极管的阳极接地,其阴极通过第二限流电阻连接到电源输入电压;The first sampling resistor is connected in series with the second sampling resistor, one end of the first sampling resistor is connected to the power supply input voltage, the other end is grounded through the second sampling resistor, and the third sampling resistor is connected in series with the fourth sampling resistor , one end of the third sampling resistor is connected to the power supply input voltage, and the other end is grounded through the fourth sampling resistor; the anode of the Zener diode is grounded, and its cathode is connected to the power supply input voltage through the second current limiting resistor;

所述第一比较器的反相输入端和第二比较器的同相输入端均连接到稳压二极管与第二限流电阻之间的节点,所述第一比较器的同相输入端连接到第一采样电阻与第二采样电阻之间的节点,所述第二比较器的反相输入端连接到第三采样电阻与第四采样电阻之间的节点,所述第一比较器的输出端通过第一开关元件与MOS管的栅极连接,所述第二比较器的输出端通过第二开关元件与MOS管的栅极连接。The inverting input terminal of the first comparator and the non-inverting input terminal of the second comparator are both connected to the node between the Zener diode and the second current limiting resistor, and the non-inverting input terminal of the first comparator is connected to the first A node between the sampling resistor and the second sampling resistor, the inverting input terminal of the second comparator is connected to the node between the third sampling resistor and the fourth sampling resistor, and the output terminal of the first comparator is passed through The first switch element is connected to the gate of the MOS transistor, and the output terminal of the second comparator is connected to the gate of the MOS transistor through the second switch element.

所述的储能电容式高、低压浪涌抑制电路,所述第一开关元件选用第一二极管,所述第一二极管的阳极与第一比较器的输出端连接,其阴极与MOS管的栅极连接;所述第二开关元件选用第二二极管,所述第二二极管的阳极与第二比较器的输出端连接,其阴极与MOS管的栅极连接。In the energy storage capacitive high and low voltage surge suppression circuit, the first switch element is selected from the first diode, the anode of the first diode is connected to the output terminal of the first comparator, and its cathode is connected to the output terminal of the first comparator. The gate of the MOS transistor is connected; the second switch element is a second diode, the anode of the second diode is connected to the output terminal of the second comparator, and the cathode thereof is connected to the gate of the MOS transistor.

所述的一种储能电容式高、低压浪涌抑制电路的抑制方法,包括以下步骤:The suppression method of a kind of energy storage capacitive high and low voltage surge suppression circuit comprises the following steps:

(1)第一采样电路对电源输入电压进行采样,送至第一比较器的同相输入端,第二采样电路对电源输入电压进行采样,送至第二比较器的反相输入端,基准电压电路输出基准电压,分别送至第一比较器的反相输入端和第二比较器的同相输入端;(1) The first sampling circuit samples the input voltage of the power supply and sends it to the non-inverting input terminal of the first comparator. The second sampling circuit samples the input voltage of the power supply and sends it to the inverting input terminal of the second comparator. The reference voltage The circuit outputs the reference voltage, which is respectively sent to the inverting input terminal of the first comparator and the non-inverting input terminal of the second comparator;

(2)当电源输入电压稳定时,第一比较器和第二比较器均输出低电平,第一开关元件和第二开关元件均截止,MOS管截止,常闭继电器的触点闭合,防回流二极管导通,常开继电器的触点断开,DC/DC转换器为储能电容充电;(2) When the power supply input voltage is stable, both the first comparator and the second comparator output low level, the first switching element and the second switching element are both cut off, the MOS tube is cut off, the contact of the normally closed relay is closed, and the anti The backflow diode is turned on, the contact of the normally open relay is disconnected, and the DC/DC converter charges the energy storage capacitor;

(3)当电源输入电压出现高压浪涌时,第一比较器输出高电平,第一开关元件导通,驱动MOS管导通,控制常闭继电器的触点断开、常开继电器的触点闭合,储能电容为后级电路供电,防回流二极管截止;(3) When the power supply input voltage has a high-voltage surge, the first comparator outputs a high level, the first switching element is turned on, and the MOS tube is driven to turn on, so as to control the contact opening of the normally closed relay and the contact of the normally open relay. The point is closed, the energy storage capacitor supplies power to the subsequent circuit, and the anti-backflow diode is cut off;

(4)当电源输入电压出现低压浪涌时,第二比较器输出高电平,第二开关元件导通,驱动MOS管导通,控制常闭继电器的触点断开、常开继电器的触点闭合,储能电容为后级电路供电,防回流二极管截止。(4) When the power supply input voltage has a low-voltage surge, the second comparator outputs a high level, the second switching element is turned on, and the MOS tube is driven to turn on, so as to control the contact opening of the normally closed relay and the contact of the normally open relay. The point is closed, the energy storage capacitor supplies power to the subsequent circuit, and the anti-backflow diode is cut off.

由上述技术方案可知,本发明可以同时满足抑制高压浪涌和低压浪涌的需求,提高了电源电路的工作稳定性。It can be seen from the above technical solutions that the present invention can simultaneously meet the requirements of suppressing high-voltage surges and low-voltage surges, and improves the working stability of the power supply circuit.

附图说明Description of drawings

图1是本发明具体实施例的电路结构示意图。FIG. 1 is a schematic diagram of a circuit structure of a specific embodiment of the present invention.

具体实施方式detailed description

下面结合附图和具体实施例进一步说明本发明。The present invention will be further described below in conjunction with the accompanying drawings and specific embodiments.

如图1所示,一种储能电容式高、低压浪涌抑制电路,包括常闭继电器K1、防回流二极管D0、DC/DC转换器1、储能电容C、常开继电器K2、NMOS管Q、第一限流电阻R5、第一采样电路2、第二采样电路3、基准电压电路4和控制电路5,第一采样电路2由第一采样电阻R1和第二采样电阻R2构成,第二采样电路3由第三采样电阻R3和第四采样电阻R4构成,基准电压电路4由稳压二极管Dz和第二限流电阻R6构成,控制电路5由第一比较器V1、第一二极管D1、第二比较器V2和第二二极管D2构成。As shown in Figure 1, an energy storage capacitive high and low voltage surge suppression circuit includes a normally closed relay K1, an anti-backflow diode D0, a DC/DC converter 1, an energy storage capacitor C, a normally open relay K2, and an NMOS tube Q, the first current limiting resistor R5, the first sampling circuit 2, the second sampling circuit 3, the reference voltage circuit 4 and the control circuit 5, the first sampling circuit 2 is composed of the first sampling resistor R1 and the second sampling resistor R2, the second The second sampling circuit 3 is composed of the third sampling resistor R3 andthe fourth sampling resistor R4 , the reference voltage circuit 4 is composed of the Zener diode Dz and the second current limiting resistor R6, and the control circuit 5 is composed of the first comparator V1, the first diode Tube D1, the second comparator V2 and the second diode D2 constitute.

防回流二极管D0的阳极和DC/DC转换器1的输入端均通过常闭继电器K1连接到电源输入电压,防回流二极管D0的阴极直接与电源输出端连接,DC/DC转换器1的输出端通过常开继电器K2与电源输出端连接。储能电容C的一端连接到DC/DC转换器1与常开继电器K2之间的节点,另一端接地。NMOS管Q的漏极连接到电源输入电压,其源极通过第一限流电阻R5接地,NMOS管Q与第一限流电阻R5之间的节点分别连接到常闭继电器K1和常开继电器K2的控制端。The anode of the anti-backflow diode D0 and the input terminal of the DC/DC converter 1 are connected to the input voltage of the power supply through the normally closed relay K1, the cathode of the anti-backflow diode D0 is directly connected to the output terminal of the power supply, and the output terminal of the DC/DC converter 1 It is connected to the output terminal of the power supply through the normally open relay K2. One end of the energy storage capacitor C is connected to the node between the DC/DC converter 1 and the normally open relay K2, and the other end is grounded. The drain of the NMOS transistor Q is connected to the power supply input voltage, and its source is grounded through the first current limiting resistor R5, and the nodes between the NMOS transistor Q and the first current limiting resistor R5 are respectively connected to the normally closed relay K1 and the normally open relay K2 the control terminal.

第一采样电阻R1与第二采样电阻R2串联连接,第一采样电阻R1的一端连接到电源输入电压,另一端通过第二采样电阻R2接地。第三采样电阻R3与第四采样电阻R4串联连接,第三采样电阻R3的一端连接到电源输入电压,另一端通过第四采样电阻R4接地。稳压二极管Dz的阳极接地,其阴极通过第二限流电阻R6连接到电源输入电压。The first sampling resistor R1 is connected in series with the second sampling resistor R2, one end of the first sampling resistor R1 is connected to the input voltage of the power supply, and the other end is grounded through the second sampling resistor R2. The third sampling resistor R3 is connected in series with the fourth sampling resistor R4, one end of the third sampling resistor R3 is connected to the power supply input voltage, and the other end is grounded through the fourth sampling resistor R4. The anode of the Zener diode Dz is grounded, and its cathode is connected to the input voltage of the power supply through the second current limiting resistor R6.

第一比较器V1的反相输入端和第二比较器V2的同相输入端均连接到稳压二极管Dz与第二限流电阻R6之间的节点,第一比较器V1的同相输入端连接到第一采样电阻R1与第二采样电阻R2之间的节点,第二比较器V2的反相输入端连接到第三采样电阻R3与第四采样电阻R4之间的节点。第一比较器V1的输出端连接第一二极管D1的阳极,第一二极管D1的阴极与NMOS管Q的栅极连接。第二比较器V2的输出端连接第二二极管D2的阳极,第二二极管D2的阴极与NMOS管Q的栅极连接。Both the inverting input terminal of the first comparator V1 and the non-inverting input terminal of the second comparator V2 are connected to the node between the Zener diode Dz and the second current limiting resistor R6, and the non-inverting input terminal of the first comparator V1 is connected to The node between the first sampling resistor R1 and the second sampling resistor R2, the inverting input terminal of the second comparator V2 is connected to the node between the third sampling resistor R3 and the fourth sampling resistor R4. The output terminal of the first comparator V1 is connected to the anode of the first diode D1, and the cathode of the first diode D1 is connected to the gate of the NMOS transistor Q. The output end of the second comparator V2 is connected to the anode of the second diode D2, and the cathode of the second diode D2 is connected to the gate of the NMOS transistor Q.

本发明的工作原理:Working principle of the present invention:

在电源稳定工作时,常闭继电器K1的触点处于闭合状态,防回流二极管D0导通,常开继电器K2的触点处于断开状态,DC/DC转换器1为储能电容C充电。在本实施例中,第一采样电路2对电源输入电压进行采样,送至第一比较器V1的同相输入端,与输入其反相输入端的基准电压进行比较;第二采样电路3对电源输入电压进行采样,送至第二比较器V2的反相输入端,与输入其同相输入端的基准电压进行比较。When the power supply works stably, the contacts of the normally closed relay K1 are in the closed state, the anti-backflow diode D0 is turned on, the contacts of the normally open relay K2 are in the open state, and the DC/DC converter 1 charges the energy storage capacitor C. In this embodiment, the first sampling circuit 2 samples the input voltage of the power supply, sends it to the non-inverting input terminal of the first comparator V1, and compares it with the reference voltage input to its inverting input terminal; the second sampling circuit 3 samples the input voltage of the power supply The voltage is sampled, sent to the inverting input terminal of the second comparator V2, and compared with the reference voltage input to its non-inverting input terminal.

当电源输入电压出现高压浪涌时,第一比较器V1的同相输入端电压高于反相输入端电压,第一比较器V1输出高电平,第一二极管D1导通,驱动NMOS管Q导通(此时,第二比较器V2的同相输入端电压低于反相输入端电压,第二比较器V2输出低电平,第二二极管D2截止),常闭继电器K1的触点断开以抑制高压浪涌,常开继电器K2的触点闭合,储能电容C为后级电路供电以防止其掉电,防回流二极管Dz截止以防止输出电压倒灌到DC/DC转换器的输入端,保护电路的稳定工作。When the power supply input voltage has a high-voltage surge, the voltage of the non-inverting input terminal of the first comparator V1 is higher than the voltage of the inverting input terminal, the first comparator V1 outputs a high level, the first diode D1 is turned on, and drives the NMOS transistor Q is turned on (at this time, the voltage of the non-inverting input terminal of the second comparator V2 is lower than the voltage of the inverting input terminal, the output of the second comparator V2 is low, and the second diode D2 is cut off), the contact of the normally closed relay K1 The point is disconnected to suppress the high-voltage surge, the contact of the normally open relay K2 is closed, the energy storage capacitor C supplies power to the subsequent circuit to prevent it from losing power, and the anti-backflow diode Dz is cut off to prevent the output voltage from being poured into the DC/DC converter input, to protect the stable operation of the circuit.

当电源输入电压出现低压浪涌时,第二比较器V2的同相输入端电压高于反相输入端电压,第二比较器V2输出高电平,第二二极管D2导通,驱动NMOS管Q导通(此时,第一比较器V1的同相输入端电压低于反相输入端电压,第一比较器V1输出低电平,第一二极管D1截止),常闭继电器K1的触点断开以抑制低压浪涌,常开继电器K2的触点闭合,储能电容C为后级电路供电以防止其掉电,防回流二极管Dz截止以防止输出电压倒灌到DC/DC转换器的输入端,保护电路的稳定工作。When the power supply input voltage has a low-voltage surge, the voltage of the non-inverting input terminal of the second comparator V2 is higher than the voltage of the inverting input terminal, the second comparator V2 outputs a high level, and the second diode D2 is turned on to drive the NMOS transistor Q is turned on (at this time, the voltage of the non-inverting input terminal of the first comparator V1 is lower than the voltage of the inverting input terminal, the first comparator V1 outputs a low level, and the first diode D1 is cut off), the contact of the normally closed relay K1 The point is disconnected to suppress the low-voltage surge, the contact of the normally open relay K2 is closed, the energy storage capacitor C supplies power to the subsequent circuit to prevent it from losing power, and the anti-backflow diode Dz is cut off to prevent the output voltage from being poured into the DC/DC converter input, to protect the stable operation of the circuit.

以上所述实施方式仅仅是对本发明的优选实施方式进行描述,并非对本发明的范围进行限定,在不脱离本发明设计精神的前提下,本领域普通技术人员对本发明的技术方案作出的各种变形和改进,均应落入本发明的权利要求书确定的保护范围内。The above-mentioned embodiments are only descriptions of the preferred embodiments of the present invention, and are not intended to limit the scope of the present invention. Without departing from the design spirit of the present invention, those skilled in the art may make various modifications to the technical solutions of the present invention. and improvements, all should fall within the scope of protection determined by the claims of the present invention.

Claims (3)

1. a storage capacitor formula high and low pressure surge restraint circuit, including anti-return diode, DC/DC transducer, storage capacitor and metal-oxide-semiconductor;The anode of described anti-return diode and the input of DC/DC transducer are connected to power input voltage each through normally closed relay, the negative electrode of described anti-return diode is directly connected with power output end, and the outfan of described DC/DC transducer is connected with power output end by normally opened relay;One end of described storage capacitor is connected to the node between DC/DC transducer and normally opened relay, other end ground connection;The drain electrode of described metal-oxide-semiconductor is connected to power input voltage, and its source electrode passes through the first current-limiting resistance ground connection, and the node between metal-oxide-semiconductor and the first current-limiting resistance is connected respectively to the control end of normally closed relay and normally opened relay,
CN201410300193.2A2014-06-302014-06-30A kind of storage capacitor formula high and low pressure surge restraint circuit and suppressing method thereofExpired - Fee RelatedCN104022634B (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
CN201410300193.2ACN104022634B (en)2014-06-302014-06-30A kind of storage capacitor formula high and low pressure surge restraint circuit and suppressing method thereof

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
CN201410300193.2ACN104022634B (en)2014-06-302014-06-30A kind of storage capacitor formula high and low pressure surge restraint circuit and suppressing method thereof

Publications (2)

Publication NumberPublication Date
CN104022634A CN104022634A (en)2014-09-03
CN104022634Btrue CN104022634B (en)2016-06-29

Family

ID=51439250

Family Applications (1)

Application NumberTitlePriority DateFiling Date
CN201410300193.2AExpired - Fee RelatedCN104022634B (en)2014-06-302014-06-30A kind of storage capacitor formula high and low pressure surge restraint circuit and suppressing method thereof

Country Status (1)

CountryLink
CN (1)CN104022634B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN104362842A (en)*2014-10-202015-02-18矽力杰半导体技术(杭州)有限公司Switching power supply and surge protection circuit and method adaptive to same
CN106160158B (en)*2015-03-312018-09-18丁智博A kind of power supply device of electric automobile and a kind of motor vehicle
MY181704A (en)*2016-02-052021-01-04Guangdong Oppo Mobile Telecommunications Corp LtdCharge method, adapter and mobile terminal
EP3282550B1 (en)2016-02-052020-04-15Guangdong Oppo Mobile Telecommunications Corp., Ltd.Adapter and charging control method
CN111092550B (en)*2019-12-252022-01-14固德威电源科技(广德)有限公司Multi-path non-isolated DC/DC input open-circuit discharge control method
CN111273159B (en)*2020-02-282021-11-16中国电子科技集团公司第五十八研究所Output detection circuit suitable for surge suppression chip
CN112072752B (en)*2020-09-182025-04-15陕西千山航空电子有限责任公司 A hot-swap protection circuit for power storage module
CN113922349B (en)*2021-10-152023-03-10深圳市良标科技有限公司Intelligent power supply management system

Citations (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN102354965A (en)*2011-10-142012-02-15江苏普明商贸有限公司Novel surge control circuit
CN103166194A (en)*2011-12-172013-06-19西安恒飞电子科技有限公司Input overvoltage and under-voltage protection circuit of communication power supply module
CN203933373U (en)*2014-06-302014-11-05中国电子科技集团公司第四十三研究所A kind of storage capacitor formula high and low pressure surge restraint circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
JPS58179128A (en)*1982-04-131983-10-20三菱電機株式会社 Inrush current suppression circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN102354965A (en)*2011-10-142012-02-15江苏普明商贸有限公司Novel surge control circuit
CN103166194A (en)*2011-12-172013-06-19西安恒飞电子科技有限公司Input overvoltage and under-voltage protection circuit of communication power supply module
CN203933373U (en)*2014-06-302014-11-05中国电子科技集团公司第四十三研究所A kind of storage capacitor formula high and low pressure surge restraint circuit

Also Published As

Publication numberPublication date
CN104022634A (en)2014-09-03

Similar Documents

PublicationPublication DateTitle
CN104022634B (en)A kind of storage capacitor formula high and low pressure surge restraint circuit and suppressing method thereof
CN102593810B (en)Surge protection circuit
CN204992556U (en)Voltage electric current surge suppression circuit that can turn -off fast
CN203933373U (en)A kind of storage capacitor formula high and low pressure surge restraint circuit
CN102231598B (en) a power circuit
CN205544930U (en)Take USB power supply switch circuit of protection circuit
CN105471243A (en)Limitation circuit of starting impact current
CN101860188A (en) switching power supply circuit
CN104009613A (en) Bypass switch trigger device of MMC flexible DC transmission sub-module
CN107565528A (en)A kind of circuit structure for suppressing surge current
CN104218551B (en)Light fixture surge protection circuit and light fixture
CN103166444A (en)Remote turn-off control signal receiving circuit
CN104578742B (en)A kind of soft-start circuit
CN105743059B (en)A kind of output overcurrent protection circuit of a reference source and resistance composition
CN103414163B (en)DC source output overcurrent protection device
CN203326555U (en)Power supply overvoltage protection circuit of electronic product port
CN104104066B (en)Voltage stabilization control circuit for battery reverse connection protection
CN204441850U (en)A kind of stagnant ring current foldback circuit based on GJB181 surge suppressor
CN107395005A (en)A kind of Switching Power Supply filter capacitor quick discharging circuit
CN203984229U (en)A kind of by-pass switch trigger equipment of MMC flexible DC power transmission submodule
CN206293887U (en)A kind of relay contact anti-surge protection circuit
CN206041626U (en) a power circuit
CN103647249B (en)A kind of under-voltage protecting circuit
CN208571915U (en)A kind of quick discharging circuit and device
CN102694535B (en)Structure for automatically regulating power consumption according to load condition

Legal Events

DateCodeTitleDescription
C06Publication
PB01Publication
C10Entry into substantive examination
SE01Entry into force of request for substantive examination
C14Grant of patent or utility model
GR01Patent grant
CF01Termination of patent right due to non-payment of annual fee

Granted publication date:20160629

CF01Termination of patent right due to non-payment of annual fee

[8]ページ先頭

©2009-2025 Movatter.jp