Movatterモバイル変換


[0]ホーム

URL:


CN102376753A - Silicon germanium source/drain structure and manufacturing method thereof - Google Patents

Silicon germanium source/drain structure and manufacturing method thereof
Download PDF

Info

Publication number
CN102376753A
CN102376753ACN2010102615801ACN201010261580ACN102376753ACN 102376753 ACN102376753 ACN 102376753ACN 2010102615801 ACN2010102615801 ACN 2010102615801ACN 201010261580 ACN201010261580 ACN 201010261580ACN 102376753 ACN102376753 ACN 102376753A
Authority
CN
China
Prior art keywords
source
depth
germanium
degree
drain region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2010102615801A
Other languages
Chinese (zh)
Inventor
李凤莲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Manufacturing International Shanghai Corp
Original Assignee
Semiconductor Manufacturing International Shanghai Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Manufacturing International Shanghai CorpfiledCriticalSemiconductor Manufacturing International Shanghai Corp
Priority to CN2010102615801ApriorityCriticalpatent/CN102376753A/en
Publication of CN102376753ApublicationCriticalpatent/CN102376753A/en
Pendinglegal-statusCriticalCurrent

Links

Images

Landscapes

Abstract

The invention provides a silicon germanium source/drain structure which comprises a substrate, a grid electrode structure and a stair-shaped silicon germanium source/drain area, wherein the grid electrode structure is located on the substrate; the stair-shaped silicon germanium source/drain area is formed in the substrate, is located on two sides of the grid electrode structure and at least comprises a first depth silicon germanium layer and a second depth silicon germanium layer; the depth of the first depth silicon germanium layer is more than the depth of the second depth silicon germanium layer; the second depth silicon germanium layer is tightly close to the first depth silicon germanium layer; and compared with the first depth silicon germanium layer, the second depth silicon germanium layer is more close to the grid electrode structure. In the silicon germanium source/drain structure provided by the invention, by forming the stair-shaped silicon germanium source/drain structure, a channel of a transistor can bear higher stress and characteristics of an extending knot are never reduced, thereby being capable of further promoting hole-mobility and promoting the property of the transistor.

Description

A kind of silicon Germanium source/drain structure and manufacturing approach thereof
Technical field
The present invention relates to semiconductor integrated circuit and make field, particularly a kind of silicon Germanium source/drain structure and manufacturing approach thereof.
Background technology
Industry is applied in the selective epitaxial growth process of SiGe on the semiconductor technology at present, to increase mobility of charge carrier rate and cost benefit.Embedding SiGe (SiGe) technology has become a kind of promising technology for producing based on the high-performance transistor of silicon.The radius of the radius ratio silicon atom of germanium atom is big, so when germanium atom replacement part silicon atom, in the time of in the lattice (lattice) of entering silicon, whole lattice can so and twist.When the charge density of charge carrier was identical, the silicon or the sige alloy of lattice distortion were compared with monocrystalline silicon, and the mobility in its electronics and hole is significantly increase all, increases respectively about 5 and 10 times, just can reduce element resistance thus.Existing known in the silicon substrate of next-door neighbour's transistor channel embedding SiGe can on raceway groove, produce stress, thereby improve hole mobility, improve transistorized performance.But how can further improve the stress of raceway groove and can not reduce the extension junction characteristic further developing research then need be arranged technically.
Summary of the invention
The technical problem that the present invention will solve provides a kind of silicon Germanium source/drain structure and manufacturing approach thereof, with further raising channel stress and hole mobility, improves transistorized performance.
For solving the problems of the technologies described above, the present invention provides a kind of silicon Germanium source/drain structure, comprising:
Substrate;
Be positioned at the grid structure on the said substrate;
Be formed in the substrate, be positioned at the stepped ramp type silicon Germanium source/drain region of said grid structure both sides; Said stepped ramp type silicon Germanium source/drain region comprises first degree of depth germanium-silicon layer and second degree of depth germanium-silicon layer at least; The degree of depth of said first degree of depth germanium-silicon layer is greater than said second degree of depth germanium-silicon layer; Adjacent said first degree of depth germanium-silicon layer of said second degree of depth germanium-silicon layer, said second degree of depth germanium-silicon layer compared to said first degree of depth germanium-silicon layer more near said grid structure.
Optional, the degree of depth of said first degree of depth germanium-silicon layer is 450~800 dusts.
Optional, the degree of depth of said second degree of depth germanium-silicon layer is 100~250 dusts.
Optional, the transverse width of said second degree of depth germanium-silicon layer is 1nm~30nm.
The present invention also provides a kind of manufacturing approach of silicon Germanium source/drain structure, comprising:
Form grid structure at substrate surface, form insulating gap wall in the both sides of said grid structure;
Said substrate is carried out etching, form source/drain region first depressed part in the both sides of said insulating gap wall;
Said insulating gap wall is carried out etching, its transverse width is reduced, form new insulating gap wall and expose a part of substrate that is positioned at originally under the insulating gap wall;
The said substrate that exposes is carried out etching, formation source/drain region second depressed part, said source/drain region second depressed part is close to said source/drain region first depressed part, and the degree of depth of said source/drain region second depressed part is shallower than said source/drain region first depressed part;
Growth forms stepped ramp type silicon Germanium source/drain region in said source/drain region first depressed part and said source/drain region second depressed part;
Mixed in said stepped ramp type silicon Germanium source/drain region.
Optional, the transverse width of said insulating gap wall is 5nm~60nm.
Optional, the degree of depth of said source/drain region first depressed part is 450~800 dusts.
Optional, the degree of depth of said source/drain region second depressed part is 100~250 dusts.
Optional, the transverse width of said source/drain region second depressed part is 1nm~30nm.
Because germanium-silicon layer can improve the stress of raceway groove more the closer to raceway groove; Therefore in silicon Germanium source/drain structure of the present invention; Make transistorized raceway groove can bear bigger stress and can not reduce the extension junction characteristic through the silicon Germanium source/drain structure that forms the stepped ramp type shape; Therefore can further improve hole mobility, improve transistorized performance.
Description of drawings
Fig. 1 is the cross section structure sketch map of silicon Germanium source/drain structure of the present invention;
Fig. 2 a-Fig. 2 e is the manufacturing approach sketch map of preparation a kind of silicon Germanium source/drain structure shown in Figure 1.
Embodiment
For make above-mentioned purpose of the present invention, feature and advantage can be more obviously understandable, does detailed explanation below in conjunction with the accompanying drawing specific embodiments of the invention.
Silicon Germanium source/drain structure of the present invention and manufacturing approach thereof multiple substitute mode capable of using realizes; Be to explain below through preferred embodiment; Certainly the present invention is not limited to this specific embodiment, and the general replacement that the one of ordinary skilled in the art knew is encompassed in protection scope of the present invention undoubtedly.
Secondly, the present invention utilizes sketch map to describe in detail, and when the embodiment of the invention was detailed, for the ease of explanation, sketch map disobeyed that general ratio is local amplifies, should be with this as to qualification of the present invention.
Please with reference to Fig. 1, Fig. 1 is the cross section structure sketch map of silicon Germanium source/drain structure of the present invention.As shown in Figure 1, silicon Germanium source/drain structure of the present invention comprises:
Substrate 100;
Be positioned at thegrid structure 110 on the saidsubstrate 100;
Be formed in thesubstrate 100; Be positioned at the stepped ramp type silicon Germanium source/drain region 120 of saidgrid structure 110 both sides; Said stepped ramp type silicon Germanium source/drain region 120 comprises first degree of depth germanium-silicon layer 121 and second degree of depth germanium-silicon layer 122 at least; The degree of depth of said first degree of depth germanium-silicon layer 121 is greater than said second degree of depth germanium-silicon layer 122; Said second degree of depth germanium-silicon layer, 121 adjacent said first degree of depth germanium-silicon layers 122, said second degree of depth germanium-silicon layer 122 compared to said first degree of depth germanium-silicon layer 121 more near saidgrid structure 110.
The degree of depth of said first degree of depth germanium-silicon layer 121 is 450~800 dusts, and the degree of depth of said second degree of depth germanium-silicon layer 122 is 100~250 dusts, and horizontal (direction that is parallel to said substrate) width of said second degree of depth germanium-silicon layer 122 is 1nm~30nm.
Please with reference to Fig. 2 a-Fig. 2 e, Fig. 2 a-Fig. 2 e is the manufacturing approach sketch map of preparation a kind of silicon Germanium source/drain structure shown in Figure 1.
At first, shown in Fig. 2 a, insubstrate 100,form isolation structure 101, on saidsubstrate 100,form grid structure 110 again, also forminsulating gap wall 113 in the both sides of saidgrid structure 110.
Wherein, saidsubstrate 100 can be a silicon substrate, and saidisolation structure 101 can be the silica fleet plough groove isolation structure.Saidgrid structure 110 from bottom to top comprises gatedielectric layer 111 andgate electrode 112, and the material of said gatedielectric layer 111 can be a silica, and the material of saidgate electrode 112 can be DOPOS doped polycrystalline silicon, metal, metal silicide or other conductor.Said insulatinggap wall 113 can be insulating material such as silica, the silicon nitride of individual layer, or the insulating material of multilayer.The transverse width of saidinsulating gap wall 113 is thicker slightly compared to the thickness of common insulating gap wall, is 5nm~60nm.
Subsequently, shown in Fig. 2 b, saidsubstrate 100 is carried out etching, form source/drain region firstdepressed part 102 in the both sides of said insulating gap wall 110.The degree of depth of said source/drain region first depressed part is 450~800 dusts.
Then, shown in Fig. 2 c, saidinsulating gap wall 113 is carried out etching, its transverse width that is parallel on the saidsubstrate 100 is reduced, form new insulating gap wall 113 ' and expose a part of substrate that is positioned at originally under the insulating gap wall 113.Said lithographic method can be dry etching or wet etching.
Follow again; Shown in Fig. 2 d; The said substrate that exposes is carried out etching; Both sides at said new insulating gap wall 113 ' form source/drain region seconddepressed part 103; Said source/the drain region of second depressed part, 103 next-door neighbours, said source/drain region firstdepressed part 102, the degree of depth of said source/drain region seconddepressed part 103 are shallower than said source/drain region firstdepressed part 102 and said source/drain region seconddepressed part 103, and firstdepressed part 102 more approaches said new insulating gap wall 113 ' compared to said source/drain region.The transverse width of said source/drain region seconddepressed part 103 is 1nm~30nm, and the degree of depth of said source/drain region second depressed part is 100~250 dusts.
Then, shown in Fig. 2 e, growth forms stepped ramp type silicon Germanium source/drain region 120 in said source/drain region firstdepressed part 102 and said source/drain region second depressed part 103.Said stepped ramp type silicon Germanium source/drain region 120 comprises first degree of depth germanium-silicon layer 121 and second degree of depth germanium-silicon layer 122 at least; The degree of depth of said first degree of depth germanium-silicon layer 121 is greater than said second degree of depth germanium-silicon layer 122; Said second degree of depth germanium-silicon layer, 121 adjacent said first degree of depth germanium-silicon layers 122, said second degree of depth germanium-silicon layer 122 compared to said first degree of depth germanium-silicon layer 121 more near saidgrid structure 110.
Forming said stepped ramp type silicon Germanium source/drain region can adopt chemical gas-phase deposition method to form.
At last, mixed to adjust its electricity and chemical attribute in said stepped ramp type silicon Germanium source/drain region 200.Doping can be used various dopants and adopt various doping techniques to carry out.Can adopt p type impurity such as boron to be mixed in source/drain region 200, to form the PMOS transistor.Those skilled in the art is when knowing that also available other technology is mixed to source/drain region 200.
Because germanium-silicon layer can improve the stress of raceway groove more the closer to raceway groove; Therefore in silicon Germanium source/drain structure of the present invention; Make transistorized raceway groove can bear bigger stress and can not reduce the extension junction characteristic through the silicon Germanium source/drain structure that forms the stepped ramp type shape; Therefore can further improve hole mobility, improve transistorized performance.
Obviously, those skilled in the art can carry out various changes and modification to the present invention and not break away from the spirit and scope of the present invention.Like this, belong within the scope of claim of the present invention and equivalent technologies thereof if of the present invention these are revised with modification, then the present invention also is intended to comprise these changes and modification interior.

Claims (9)

CN2010102615801A2010-08-242010-08-24Silicon germanium source/drain structure and manufacturing method thereofPendingCN102376753A (en)

Priority Applications (1)

Application NumberPriority DateFiling DateTitle
CN2010102615801ACN102376753A (en)2010-08-242010-08-24Silicon germanium source/drain structure and manufacturing method thereof

Applications Claiming Priority (1)

Application NumberPriority DateFiling DateTitle
CN2010102615801ACN102376753A (en)2010-08-242010-08-24Silicon germanium source/drain structure and manufacturing method thereof

Publications (1)

Publication NumberPublication Date
CN102376753Atrue CN102376753A (en)2012-03-14

Family

ID=45795083

Family Applications (1)

Application NumberTitlePriority DateFiling Date
CN2010102615801APendingCN102376753A (en)2010-08-242010-08-24Silicon germanium source/drain structure and manufacturing method thereof

Country Status (1)

CountryLink
CN (1)CN102376753A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN104409352A (en)*2014-11-262015-03-11上海华力微电子有限公司Manufacturing method of embedded germanium-silicon device

Citations (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN1855535A (en)*2005-04-182006-11-01株式会社东芝Step-embedded sige structure for pfet mobility enhancement
CN101133482A (en)*2005-01-062008-02-27英特尔公司 Devices with stepped source/drain regions
CN101483190A (en)*2008-01-092009-07-15国际商业机器公司MOSFET having a high stress in the channel region and fabricating method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN101133482A (en)*2005-01-062008-02-27英特尔公司 Devices with stepped source/drain regions
CN1855535A (en)*2005-04-182006-11-01株式会社东芝Step-embedded sige structure for pfet mobility enhancement
CN101483190A (en)*2008-01-092009-07-15国际商业机器公司MOSFET having a high stress in the channel region and fabricating method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication numberPriority datePublication dateAssigneeTitle
CN104409352A (en)*2014-11-262015-03-11上海华力微电子有限公司Manufacturing method of embedded germanium-silicon device
CN104409352B (en)*2014-11-262017-05-24上海华力微电子有限公司Manufacturing method of embedded germanium-silicon device

Similar Documents

PublicationPublication DateTitle
CN103311124B (en)Semiconductor device and manufacture method thereof
US9911829B2 (en)FinFET with bottom SiGe layer in source/drain
US9202920B1 (en)Methods for forming vertical and sharp junctions in finFET structures
US8889495B2 (en)Semiconductor alloy fin field effect transistor
CN205452292U (en)Tunneling field effect transistor
US9105662B1 (en)Method and structure to enhance gate induced strain effect in multigate device
CN107887442A (en)Semiconductor device, method of manufacturing the same, and electronic apparatus including the same
US9711417B2 (en)Fin field effect transistor including a strained epitaxial semiconductor shell
US8969963B2 (en)Vertical source/drain junctions for a finFET including a plurality of fins
US9166049B2 (en)Method to enhance strain in fully isolated finFET structures
CN100517758C (en) Heat dissipation structure for FinFET and manufacturing method thereof
CN107845579B (en)Method of forming bottom and top source/drain regions on vertical transistor device
US9590099B2 (en)Semiconductor devices having gate structures and methods of manufacturing the same
US9209094B2 (en)Fin field effect transistor with dielectric isolation and anchored stressor elements
CN109300789A (en) Semiconductor structure and method of forming the same
CN106449749A (en)Semiconductor element and manufacturing method thereof
CN103578996B (en)Transistor fabrication process
CN103151383B (en)A kind of U-shaped raceway groove tunneling transistor with laminated construction and preparation method thereof
KR102155327B1 (en)Field effect transistor and methods for manufacturing the same
US9263345B2 (en)SOI transistors with improved source/drain structures with enhanced strain
CN102194748A (en)Semiconductor device and manufacture method thereof
CN102376753A (en)Silicon germanium source/drain structure and manufacturing method thereof
CN111063684B (en)Semiconductor device having C-shaped active region and electronic apparatus including the same
CN106024713A (en)Semiconductor device, preparation method therefor, and electronic device

Legal Events

DateCodeTitleDescription
C06Publication
PB01Publication
C10Entry into substantive examination
SE01Entry into force of request for substantive examination
C02Deemed withdrawal of patent application after publication (patent law 2001)
WD01Invention patent application deemed withdrawn after publication

Application publication date:20120314


[8]ページ先頭

©2009-2025 Movatter.jp