CN101140808A - Error correcting information processing method in BCH error correcting technology and processing equipment thereof - Google Patents

Abstract

The invention relates to a coding device for error detecting and correcting by using redundant code in the data presentation, especially a method for error correction information processing and its processing device in the BCH error correction technology, which is usually applied in flash memory storage system. The invention is characterized in providing a method for error correction information processing and its processing device in the BCH error correction technology, which can separate the error correction information processing from the data information reading when reading the data from the flash memory storage system. After the data reading of one or more pages, one-time error correction processing of the data will be executed through the error correction information obtained to realize the continuity of the data information reading by the flash memory storage system. The invention simplifies the operation and improves the data reading speed by flash memory storage system.

Description

Error correction information disposal route and treating apparatus thereof in the BCH error correcting technique

Technical field

The present invention relates to a kind ofly make the code device of error-detecting or correction with the redundanat code in the data representation, error correction information disposal route and treating apparatus thereof in particularly a kind of BCH error correcting technique generally are used for flash-memory storage system.

Background technology

BCH code is an important subclass of reflected code, and it has the ability of entangling a plurality of mistakes, and BCH code has tight algebraic process, is to study a most thorough class sign indicating number at present.Between its generator polynomial and the minimum distance confidential relation is arranged, people can be easy to construct BCH code according to desired error correcting capability, and their code translator is also realized easily, is to use a most general class sign indicating number in the linear block codes.

In the prior art, write flash memory in data and carry out Bose-Chaudhuri-Hocquenghem Code simultaneously, promptly after having write information bit, obtain one group of check bit, after information bit, form complete BCH code word, just a check code thereby follow.When reading the data that are stored on the flash memory, need be that check code is decoded to coded data, thereby obtain the corresponding error correction information of information data, in the time of reading of data from flash-memory storage system, this error correction information can be corrected in the data of the mistake in the error correcting capability scope.

Yet, when reading of data from flash-memory storage system, whenever run through the information bit of 512 bytes, and then wanting the address substitute pointer to read the corresponding check sign indicating number decodes, to obtain error correction information, therefore during the reading of every page data, to change repeatedly constantly conversion on information bit and check bit to the address pointer of flash-memory storage system operation; And when carrying out correction process, it also is one side reading of data, utilize on one side data are carried out correction process, complicated operation, reading and writing data speed is slow, particularly in the SOC system, carries out reading of data with DMA mostly, the reading destination address and need influence the efficient and the transmission speed of bus especially of conversion flash memory from new preparation DMA register.

Invention constitutes

The objective of the invention is to provide a kind of according to the deficiencies in the prior art part can carry out disposable operation respectively to information code and error correction information, makes error correction information disposal route and treating apparatus in the fast BCH error correcting technique of data reading speed.

Error correction information disposal route described in the present invention realizes by following approach:

Error correction information disposal route in the BCH error correcting technique, its main points are, comprise the steps:

1, provides a kind of flash-memory storage system, a kind of flash interface control device, a kind of error correction information storer and BCH demoder, a reading control of flash interface control device is connected with flash-memory storage system, another drive controlling end is connected with the transmission of BCH demoder, and the output control terminal of error correction information storer connects the flash interface control device, input end is connected with the output terminal of BCH demoder, and the input end of BCH demoder is connected with flash-memory storage system;

2, include data processor, counting assembly, comparison means and driving flip flop equipment that connects in regular turn and the standard apparatus that is connected with the reference edge of comparison means in the flash interface control device, wherein the reading control of data processor connects flash-memory storage system, the drive controlling end connects the BCH demoder, drives the driving trigger end that flip flop equipment then connects the error correction information storer;

3, the data processor of flash interface control device reads an information bit from flash-memory storage system, and this data processor sends a drive signal to the BCH demoder simultaneously;

4, the BCH demoder reads check code in the flash-memory storage system and carries out decoding processing, thereby obtains an error correction information, and this error correction information is stored in the error correction information storer;

5, the data processor of flash interface control device is when handling the data that read, data message is sent to counting assembly, counting assembly will calculate the figure place of the information bit that writes, and result that comparison means is counted counting assembly and the reference value in the standard apparatus compare, after count results reaches reference value, comparison means is exported a control signal and is given the driving flip flop equipment, trigger the error correction information storer by driving flip flop equipment, corresponding information in the error correction information storer is sent in the data processor, the corresponding informance data that read are before carried out correction process.

Like this, when reading information data, to reading and reading respectively of check code carried out simultaneously of information data, information data can realize reading continuously, and the BCH demoder also can be handled check code continuously, resulting error correction information all is stored on the error correction information storer, after reading certain limit internal information data, the error correction information that re-uses on the error correction information storer is carried out the batch correction process to the corresponding data that is read before, therefore can improve the reading speed of information data greatly.

In previous technology, because processor, just the processing speed of flash interface control device is very slow, many storeies will cause processor to want many processing procedures, therefore also just influenced the read or write speed of whole flash memory system, so the more considerations of those skilled in the art of this moment is the burden that how to alleviate processor, the processing speed of processor is the significant consideration of technology.But in fact, development along with technology, existing processor processing speed has obtained great raising, and those skilled in the art does not walk out original technological frame yet, keeps original Technical Architecture, reads check code and decodes while promptly read information bit, thereby cause a kind of ubiquitous understanding that departs from objective fact, promptly thinking no longer needs a storer, just can well finish technical scheme, no longer considers the possibility of memory application in present technique.Yet, those skilled in the art have but adopted the technological means that those skilled in the art gave up, adopted storer to store the result of decoding computing, and reached extraordinary technique effect, promptly can carry out disposable operation respectively to information data and error correction information, make the flash-memory storage system data reading speed faster, more convenient.

The treating apparatus of the error correction information disposal route correspondence in the above BCH error correcting technique is realized by following approach:

Error correction information treating apparatus in the BCH error correcting technique, include flash interface control device and BCH demoder, a reading control of flash interface control device is connected with flash-memory storage system, another drive controlling output terminal is connected with the transmission of BCH demoder, the input end of BCH demoder is connected with flash-memory storage system, and its structural feature is, also includes an error correction information storer, its drive controlling end connects the flash interface control device, and input end is connected with the output terminal of BCH demoder.

When reading of data in flash-memory storage system, storage system will begin to read information data corresponding check sign indicating number by flash interface control device triggering BCH demoder and decode, and with decoded results, it is error correction information, be kept in the error correction information storer, can carry out uninterruptedly just reading of flash memory system data like this, after the information data that has read some, the flash interface control device triggers the error correction information storer, error correction information in the error correction information storer is read out, pairing information data is carried out correction process.Like this, when flash-memory storage system was carried out read operation, reading of the processing of error correction information and information data can separate processes, can realize flash-memory storage system is read the continuity of information data, thereby simplify operation, has accelerated the reading speed of data.

Error correction information treating apparatus of the present invention can further be specially:

Include data processor, counting assembly, comparison means and driving flip flop equipment that connects in regular turn and the standard apparatus that is connected with the reference edge of comparison means in the flash interface control device, wherein data processor connects flash-memory storage system and BCH demoder, drives flip flop equipment and then connects the error correction information storer.

The data processor of flash interface control device is being handled the data while of being read, data message is sent to counting assembly, counting assembly will calculate the information bit that writes, and result that comparison means is counted counting assembly and the reference value in the standard apparatus compare, after count results reaches reference value, comparison means is exported a control signal and is given the driving flip flop equipment, trigger the error correction information storer by driving flip flop equipment, the error correction information storer sends error correction information wherein to data processor, and the corresponding informance data that read are carried out correction process.

Like this can be as required the reference value of standard apparatus be provided with, thus the batch size that control is handled data, as a page data or two page datas, in addition more.What that is to say the counting assembly counting is the size of data volume, after a certain amount of data are whenever read in control, uses error correction information that the data that read are carried out correction process.

The present invention can also further be specially:

Also include a check code storer, the BCH demoder is connected with flash-memory storage system by this check code storer.

The check code storer is result---the check code of encoding by the Bose-Chaudhuri-Hocquenghem Code device when writing data toward flash-memory storage system before in order to storage, the BCH demoder just can directly read the calculating of decoding of corresponding check sign indicating number from the check code storer like this, and need not carry out read operation to flash-memory storage system, further simplified the step of whole read operation, made the speed that reads more quick, simple.

Check code storer and error correction information storer all are installed in the same storer, have two storage spaces in this storer, store check code and error correction information respectively.

Like this, two kinds of storeies are installed in the same storer, can save hardware cost and economize on hardware space.

Flash interface control device, BCH demoder, error correction information storer all are included in the chip that a model is RK435D.

Flash interface control device, BCH demoder, error correction information storer are integrated in the chip, and this chip has been realized above-mentioned three's purposes.The model of chip can have multiple, and it is as a reference a kind of that this instructions provides.

In sum, main points of the present invention have been to provide error correction information disposal route and the treating apparatus thereof in a kind of BCH error correcting technique, make when reading of data in flash-memory storage system, the processing of error correction information and the branch that reads of information data can be come, after the information data of finishing one page or plural number page or leaf reads, again by resulting error correction information to the disposable correction process of carrying out of the information data that is read, thereby realize the continuity that flash-memory storage system reads data, make simple to operateization, and improved the speed that flash-memory storage system reads data.

Description of drawings

Figure 1 shows that the structural representation of error correction information treating apparatus in the BCH error correcting technique of the present invention;

Figure 2 shows that the circuit structure diagram of error correction information treating apparatus in the BCH error correcting technique of the present invention;

Figure 3 shows that the flow chart of steps of error correction information disposal route in the BCH error correcting technique of the present invention.

Below in conjunction with embodiment the present invention is described further.

Specific embodiment

Most preferred embodiment:

With reference to accompanying drawing 1, error correction information treating apparatus in the BCH error correcting technique, comprise flash interface control device, check code storer, error correction information storer and BCH demoder, a reading control of flash interface control device is connected with a flash-memory storage system, another drive controlling end is connected with the transmission of BCH demoder, and the output control terminal of error correction information storer connects the flash interface control device, input end is connected with the output terminal of BCH demoder, and the input end of BCH demoder is connected with flash-memory storage system by the check code storer; Include data processor, counting assembly, comparison means and driving flip flop equipment that connects in regular turn and the standard apparatus that is connected with the reference edge of comparison means in the flash interface control device, wherein the reading control of data processor connects flash-memory storage system, the drive controlling end connects the BCH demoder, drives the driving trigger end that flip flop equipment then connects the error correction information storer.

With reference to accompanying drawing 2, flash interface control device, Bose-Chaudhuri-Hocquenghem Code device and check code register all are integrated in the chip, and the model of this chip is RK435D.Flash-memory storage system then includes the storage chip that a model is HY27UF082G2M, its with the connection of chip RK435D as shown in Figure 2: 1,2,3,4,6,11,12,23,24 pin of RK435D are corresponding respectively to be connected with 7,8,18,19,1,9,10,17,16 pin of HY27UF082G2M, connect according to the title of the leg of two chips is corresponding, data terminal D0～D7 of RK435D in addition, promptly 36～43 pin are corresponding respectively is connected with 41～44 pin are corresponding with the data terminal 29～32 of flash chip HY27UF082G2M.

With reference to accompanying drawing 3, the error correction information disposal route based in a kind of BCH error correcting technique of above-mentioned error correction information treating apparatus comprises the steps:

1, provide a kind of aforesaid error correction information treating apparatus and a kind of flash-memory storage system, the annexation of the two is as described in the above-mentioned treating apparatus;

2, the data processor of flash interface control device reads an information bit from flash-memory storage system, and this data processor sends a drive signal to the BCH demoder simultaneously;

3, the BCH demoder reads the check code calculating of decoding in the check code storer that is connected with flash-memory storage system, thereby obtains an error correction information, and this error correction information is stored in the error correction information storer;

4, the data processor of flash interface control device is when handling the data that read, data message is sent to counting assembly, counting assembly will calculate the figure place of the information bit that writes, and result that comparison means is counted counting assembly and the reference value in the standard apparatus compare, after count results reaches reference value, comparison means is exported a control signal and is given the driving flip flop equipment, trigger the error correction information storer by driving flip flop equipment, corresponding information in the error correction information storer is sent in the data processor, the corresponding informance data that read are before carried out correction process.The counting assembly zero clearing.

It is same as the prior art that the present invention does not state part.

Claims (6)

1.BCH the error correction information disposal route in the error correcting technique is characterized in that, comprises the steps:

▲ a kind of flash-memory storage system, a kind of flash interface control device, a kind of error correction information storer and BCH demoder be provided, a reading control of flash interface control device is connected with flash-memory storage system, another drive controlling end is connected with the transmission of BCH demoder, and the output control terminal of error correction information storer connects the flash interface control device, input end is connected with the output terminal of BCH demoder, and the input end of BCH demoder is connected with flash-memory storage system;

Include data processor, counting assembly, comparison means and driving flip flop equipment that connects in regular turn and the standard apparatus that is connected with the reference edge of comparison means in ▲ the flash interface control device, wherein the reading control of data processor connects flash-memory storage system, the drive controlling end connects the BCH demoder, drives the driving trigger end that flip flop equipment then connects the error correction information storer;

The data processor of ▲ flash interface control device reads an information bit from flash-memory storage system, this data processor sends a drive signal to the BCH demoder simultaneously;

▲ BCH demoder reads check code in the flash-memory storage system and carries out decoding processing, thereby obtains an error correction information, and this error correction information is stored in the error correction information storer;

The data processor of ▲ flash interface control device is when handling the data that read, data message is sent to counting assembly, counting assembly will calculate the figure place of the information bit that writes, and result that comparison means is counted counting assembly and the reference value in the standard apparatus compare, after count results reaches reference value, comparison means is exported a control signal and is given the driving flip flop equipment, trigger the error correction information storer by driving flip flop equipment, corresponding information in the error correction information storer is sent in the data processor, the corresponding informance data that read are before carried out correction process.

2. a kind of error correction information treating apparatus that the error correction information disposal route in the BCH error correcting technique as claimed in claim 1 is pairing, include flash interface control device and BCH demoder, a reading control of flash interface control device is connected with flash-memory storage system, another drive controlling output terminal is connected with the transmission of BCH demoder, the input end of BCH demoder is connected with flash-memory storage system, it is characterized in that, also include an error correction information storer, its drive controlling end connects the flash interface control device, and input end is connected with the output terminal of BCH demoder.

3. the error correction information treating apparatus in the BCH error correcting technique according to claim 2, it is characterized in that, include data processor, counting assembly, comparison means and driving flip flop equipment that connects in regular turn and the standard apparatus that is connected with the reference edge of comparison means in the flash interface control device, wherein data processor connects flash-memory storage system and BCH demoder, drives flip flop equipment and then connects the error correction information storer.

4. the error correction information treating apparatus in the BCH error correcting technique according to claim 2 is characterized in that, also includes a check code storer, and the BCH demoder is connected with flash-memory storage system by this check code storer.

5. the error correction information treating apparatus in the BCH error correcting technique according to claim 4, it is characterized in that, check code storer and error correction information storer all are installed in the same storer, have two storage spaces in this storer, store check code and error correction information respectively.

6. error correction information disposal route and treating apparatus thereof in the BCH error correcting technique according to claim 1 and 2 is characterized in that, flash interface control device, BCH demoder, error correction information storer all are included in the chip that a model is RK435D.

Images