The method of making nano hole on silicon chipTechnical field
What the present invention relates to is a kind of method of utilizing alternation needle point electric field directly to make nano-pore on silicon chip, belongs to nano-device manufacturing and technical field of information storage.
Background technology
Nano-pore on the silicon chip has multiple use, can directly be used as 2 D photon crystal; Growth templates as special nanostructured; Can be used for fixedly that nano particle forms various two dimensions or three-D pattern, compare the position that accurately to control nano particle with self assembly; Can be used for probe molecules such as the big molecule of fixed biologically, make biochip; Also can be used as the micro-nano reactor, research monomolecular reaction etc.Utilize the needle point electric field to induce local oxidation formation silica quantum point on silicon chip, corrode with corrosive agent hydrofluoric acid, NaOH or tetramethyl ammonium hydroxide solution then, on silicon chip, can prepare nano-pore.But this method step is loaded down with trivial details, the reaming phenomenon can occur in the corrosion process, and is difficult to obtain darker nano-pore.The method that directly forms nano-pore at present on silicon chip mainly is focused particle beam (FIB) and electron beam exposure (ELB), and these two kinds of methods can be controlled accurately to aperture, the degree of depth and the angle of nano-pore.But the shortcoming of these two kinds of methods is an equipment, and price own is very expensive, and process is also very consuming time, is unfavorable for applying.
Summary of the invention
Technical problem: the purpose of this invention is to provide a kind of method of utilizing the needle point alternating electric field to prepare nano-pore on silicon chip, the aperture of nano-pore, depth controlled can be used for nanoprocessing manufacturing and area information storage.
Technical scheme: the method for preparing nano-pore on the silicon chip of the present invention is:
Silicon chip is carried out flatness and hydrophobic, hydrophilic treated, form the smooth sample surfaces of large tracts of land.Silicon chip is fixed on the sample platform, and the distance of control silicon chip and needle point and needle point apply pulse voltage in the position of silicon chip surface between described silicon chip sample and needle point, form nano-pore on described silicon chip sample.
Described silicon chip sample is not modified n type or p type silicon chip, and perhaps the n type or the p type silicon chip of hydrophilic or hydrophobic monomolecular film modified on the surface by chemical bonding or physical absorption; Used silicon chip, its high preferred orientation are 111,100,110,911.Described needle point is the metal needle point, or the conductive semiconductor silicon needle point of surperficial evaporation platinum or platinumiridio or platinum-rhodium alloy or gold.The voltage that is applied is alternating-current pulse, its frequency at 1 hertz to 1.0 * 108Hertz, pulse voltage amplitude is the 5-100 volt, pulse operating time is 0.1 microsecond to 10 second.The distance of described silicon chip and needle point is 0~5 micron.
Implementation result: the present invention utilizes the needle point alternating electric field directly to prepare nano-pore at the bottom of the silicon wafer-based, have the following advantages: the first, directly on silicon chip, prepare nano-pore, with earlier silicon chip being carried out local oxidation, and then compare with corrosive wet chemical methods such as hydrofluoric acid, NaOH, step is simple, is easy to realize the control to aperture and hole depth.The second, the aperture of nano-pore and hole depth can be by adjusting operating environment humidity, the intensity of pulse voltage, and in the pulse duration, the frequency of the pulse voltage of using realizes.Three, the present invention is easy to operate simple, saves time than focused particle beam and electron beam exposure, is easy to combine with other microelectronics processing modes.The 4th, used material is silicon chip or the silicon chip that passed through finishing.Silicon is very stable in the chemical property of room temperature, and present technique for processing silicon chip, is easy to prepare the silicon chip of large scale flatness in nano-scale, makes this method be expected to be used for information storage technology.
Description of drawings
Fig. 1 is a principle of the invention schematic diagram.Wherein have: needle point 1, silicon chip 2,, electric field 3, power supply 4.
Fig. 2 is that the invention process one example is at not modified (111) making nano hole on silicon chip.Wherein, Fig. 2 (a) is the AFM pattern phase of silicon (111) monocrystalline crystal face; Fig. 2 (b) is shown in being after applying the pulse of 2s that the 20V frequency is 10KHz between needle point and the sample, the nano aperture of formation.
The specific embodiment
The present invention uses alternation needle point electric field in the principle of making nano hole on silicon chip as shown in Figure 1, produce alternating-current pulse by external power supply 4, make to produce local highfield 3 between needle point 1 and the silicon chip 2, induce silicon chip 2 that the reaction of local Thermochemical Decomposition takes place, form the hole of nanoscale.
The present invention makes the method for silicon nano hole, carry out as follows: with silicon single crystal flake or the surperficial silicon chip of modifying hydrophobic or hydrophilic self-assembled monolayer by chemical bonding or physical absorption, be fixed on the sample platform, distance and needle point are in the position of silicon chip surface between control silicon chip sample and the needle point, between above-mentioned sample and described needle point, apply potential pulse, can on above-mentioned sample, form the hole of nanoscale.Wherein, needle point can be the metal needle point, or the semiconductor silicon needle point of surperficial evaporation platinum, platinumiridio, gold; Described potential pulse is an alternating-current pulse, its frequency at 1 hertz to 1.0 * 108Hertz, pulse voltage amplitude is the 5-100 volt, pulse operating time is 0.1 microsecond to 10 second.Used silicon chip is not modified n type or p type silicon chip, and perhaps the n type or the p type silicon chip of hydrophilic or hydrophobic monomolecular film modified on the surface by chemical bonding or physical absorption; Used silicon chip, its high preferred orientation are 111,100,110,911.
Embodiment 1: going up the making nano-pore with atomic-force microscope needle-tip at not modified silicon chip (111) is that example illustrates nano-pore preparation process of the present invention:
Fig. 2 (a) is the AFM pattern phase of silicon (111) monocrystalline crystal face.Silicon (111) single crystal samples is fixed on AFM with conducting resinl, and (as Molecular Imaging, USA) on the sample platform of instrument, used needle point is a commodity AFM platinum needle point.Use the contained inscription module of AFM itself, after applying the pulse of 2s that the 20V frequency is 10KHz between silicon (111) single facet and the atomic-force microscope needle-tip, the nano aperture of formation: the aperture is about 200nm, and the degree of depth in hole is 4nm., confirm whether to form nano-pore by the AFM imaging then.Shown in Fig. 2 (b).