Movatterモバイル変換

Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.More...

#include "llvm/CodeGen/SelectionDAGNodes.h"

Public Member Functions
	SDValue ()=default

	SDValue (SDNode *node,unsigned resno)

unsigned	getResNo ()const
	get the index which selects a specific result in theSDNode

SDNode *	getNode ()const
	get theSDNode which holds the desired result

void	setNode (SDNode *N)
	set theSDNode

SDNode *	operator-> ()const

bool	operator== (const SDValue &O)const

bool	operator!= (const SDValue &O)const

bool	operator< (const SDValue &O)const

	operator bool ()const

SDValue	getValue (unsigned R)const

bool	isOperandOf (const SDNode *N)const
	Return true if this node is an operand of N.

EVT	getValueType ()const
	Return the ValueType of the referenced return value.

MVT	getSimpleValueType ()const
	Return the simple ValueType of the referenced return value.

TypeSize	getValueSizeInBits ()const
	Returns the size of the value in bits.

uint64_t	getScalarValueSizeInBits ()const

unsigned	getOpcode ()const

unsigned	getNumOperands ()const

const SDValue &	getOperand (unsigned i)const

uint64_t	getConstantOperandVal (unsigned i)const

const APInt &	getConstantOperandAPInt (unsigned i)const

bool	isTargetOpcode ()const

bool	isMachineOpcode ()const

bool	isUndef ()const

unsigned	getMachineOpcode ()const

const DebugLoc &	getDebugLoc ()const

void	dump ()const

void	dump (const SelectionDAG *G)const

void	dumpr ()const

void	dumpr (const SelectionDAG *G)const

bool	reachesChainWithoutSideEffects (SDValue Dest,unsigned Depth=2)const
	Return true if this operand (which must be a chain) reaches the specified operand without crossing any side-effecting instructions.

bool	use_empty ()const
	Return true if there are no nodes using value ResNo ofNode.

bool	hasOneUse ()const
	Return true if there is exactly one node using value ResNo ofNode.

Friends
struct	DenseMapInfo< SDValue >

Detailed Description

Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.

Many nodes return multiple values, from loads (which define a token and a return value) to ADDC (which returns a result and a carry value), to calls (which may return an arbitrary number of values).

As such, each use of aSelectionDAG computation must indicate the node that computes it as well as which return value to use from that node. This pair of information is represented with theSDValue value type.

Definition at line145 of fileSelectionDAGNodes.h.

Constructor & Destructor Documentation

◆ SDValue()[1/2]

llvm::SDValue::SDValue

(

)

default

Referenced bygetValue().

◆ SDValue()[2/2]

llvm::SDValue::SDValue	(	SDNode *	node,
		unsigned	resno
	)

inline

Definition at line1203 of fileSelectionDAGNodes.h.

Referencesassert().

Member Function Documentation

◆ dump()[1/2]

void llvm::SDValue::dump

(

)

const

inline

Definition at line1265 of fileSelectionDAGNodes.h.

ReferencesNode::dump().

Referenced bylowerStatepointMetaArgs(),PerformSHLSimplify(),llvm::AArch64TargetLowering::ReconstructShuffle(), andllvm::SelectionDAGBuilder::resolveDanglingDebugInfo().

◆ dump()[2/2]

void llvm::SDValue::dump

(

const SelectionDAG *

)

const

inline

Definition at line1269 of fileSelectionDAGNodes.h.

ReferencesNode::dump(), andG.

◆ dumpr()[1/2]

void llvm::SDValue::dumpr

(

)

const

inline

Definition at line1273 of fileSelectionDAGNodes.h.

◆ dumpr()[2/2]

void llvm::SDValue::dumpr

(

const SelectionDAG *

)

const

inline

Definition at line1277 of fileSelectionDAGNodes.h.

ReferencesG.

◆ getConstantOperandAPInt()

const APInt & llvm::SDValue::getConstantOperandAPInt

(

unsigned

)

const

inline

Definition at line1233 of fileSelectionDAGNodes.h.

Referenced bycombineAndShuffleNot(),combineConcatVectorOps(),combineEXTRACT_SUBVECTOR(),combineOr(),combineShiftLeft(),foldXorTruncShiftIntoCmp(),getFauxShuffleMask(),llvm::SelectionDAG::getNode(),LowerBuildVectorv4x32(),lowerShuffleOfExtractsAsVperm(),llvm::SelectionDAG::matchBinOpReduction(),llvm::RISCVTargetLowering::PerformDAGCombine(),PerformMinMaxToSatCombine(),llvm::RISCVDAGToDAGISel::selectShiftMask(), andllvm::TargetLowering::SimplifySetCC().

◆ getConstantOperandVal()

uint64_t llvm::SDValue::getConstantOperandVal

(

unsigned

)

const

inline

Definition at line1229 of fileSelectionDAGNodes.h.

Referenced bycanonicalizeLaneShuffleWithRepeatedOps(),checkBoolTestSetCCCombine(),combine_CC(),combineAnd(),combineAndOrForCcmpCtest(),combineCarryThroughADD(),combineCMP(),combineCompareEqual(),combineConcatVectorOps(),combineEXTRACT_SUBVECTOR(),combineINSERT_SUBVECTOR(),combineStore(),combineSubABS(),combineSubSetcc(),combineTargetShuffle(),combineVectorShiftImm(),combineX86ShuffleChainWithExtract(),constructDup(),foldMaskAndShiftToExtract(),foldMaskAndShiftToScale(),foldMaskedShiftToBEXTR(),foldMaskedShiftToScaledMask(),getBaseWithOffsetUsingSplitOR(),getFauxShuffleMask(),llvm::SelectionDAG::getNode(),getPowerOf2Factor(),getSingleShuffleSrc(),getVectorCompareInfo(),getVPermMask(),isAbsolute(),isAddSubOrSubAdd(),IsCMPZCSINC(),llvm::AArch64TargetLowering::isDesirableToCommuteWithShift(),isHopBuildVector(),isHorizontalBinOpPart(),isI128MovedFromParts(),isStoreConditional(),LowerBUILD_VECTORToVIDUP(),LowerBuildVectorOfFPExt(),LowerBuildVectorOfFPTrunc(),LowerBuildVectorv4x32(),mergeEltWithShuffle(),PeepholePPC64ZExtGather(),performANDORCSELCombine(),performConcatVectorsCombine(),llvm::RISCVTargetLowering::PerformDAGCombine(),performSETCCCombine(),performSetCCPunpkCombine(),performSRACombine(),performUADDVAddCombine(),performUzpCombine(),PerformVMOVRRDCombine(),PerformVSetCCToVCTPCombine(),ReconstructTruncateFromBuildVector(),reduceBuildVecToShuffleWithZero(),ReorganizeVector(),llvm::RISCVDAGToDAGISel::Select(),llvm::RISCVDAGToDAGISel::selectSExtBits(),llvm::RISCVDAGToDAGISel::selectShiftMask(),llvm::RISCVDAGToDAGISel::selectSHXADD_UWOp(),llvm::RISCVDAGToDAGISel::selectSHXADDOp(),llvm::TargetLowering::SimplifyDemandedBits(),llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode(), andvectorizeExtractedCast().

◆ getDebugLoc()

const DebugLoc & llvm::SDValue::getDebugLoc

(

)

const

inline

Definition at line1261 of fileSelectionDAGNodes.h.

◆ getMachineOpcode()

unsigned llvm::SDValue::getMachineOpcode

(

)

const

inline

Definition at line1245 of fileSelectionDAGNodes.h.

Referenced byisEligibleToFoldADDIForFasterLocalAccesses(),isF128MovedFromParts(),PeepholePPC64ZExtGather(),llvm::SITargetLowering::PostISelFolding(), andusesAllOnesMask().

◆ getNode()

SDNode * llvm::SDValue::getNode

(

)

const

inline

get theSDNode which holds the desired result

Definition at line159 of fileSelectionDAGNodes.h.

◆ getNumOperands()

unsigned llvm::SDValue::getNumOperands

(

)

const

inline

Definition at line1221 of fileSelectionDAGNodes.h.

Referenced bycombineBitcast(),combineShuffleOfConcatUndef(),ExtendToType(),fnegFoldsIntoOp(),foldShuffleOfConcatUndefs(),isCalleeLoad(),IsElementEquivalent(),isFusableLoadOpStorePattern(),isLoadOrMultipleLoads(),LowerVECTOR_SHUFFLE(),matchPMADDWD_2(),moveBelowOrigChain(),partitionShuffleOfConcats(),PerformADDVecReduce(),llvm::PPCTargetLowering::PerformDAGCombine(),llvm::RISCVTargetLowering::PerformDAGCombine(),PerformExtractEltCombine(),llvm::AMDGPUTargetLowering::performFNegCombine(),PerformSplittingMVETruncToNarrowingStores(),PerformVECTOR_SHUFFLECombine(), andllvm::ARMTargetLowering::ReplaceNodeResults().

◆ getOpcode()

unsigned llvm::SDValue::getOpcode

(

)

const

inline

Definition at line1213 of fileSelectionDAGNodes.h.

Referenced byAddCombineBUILD_VECTORToVPADDL(),AddCombineTo64bitUMAAL(),AddCombineVUZPToVPADDL(),adjustBitcastSrcVectorSSE1(),areLoadedOffsetButOtherwiseSame(),BuildExactSDIV(),BuildExactUDIV(),llvm::TargetLowering::BuildSDIV(),llvm::TargetLowering::BuildUDIV(),calculatePreExtendType(),CanCombineFCOPYSIGN_EXTEND_ROUND(),canonicalizeBitSelect(),llvm::SelectionDAG::canonicalizeCommutativeBinop(),canonicalizeLaneShuffleWithRepeatedOps(),canonicalizeShuffleMaskWithHorizOp(),canonicalizeShuffleWithOp(),checkBoolTestAndOrSetCCCombine(),checkBoolTestSetCCCombine(),collectConcatOps(),combine_CC(),combineAdd(),combineAddOfBooleanXor(),combineAddOfPMADDWD(),combineAddOrSubToADCOrSBB(),combineAnd(),combineAndMaskToShift(),combineAndnp(),combineAndOrForCcmpCtest(),combineAndShuffleNot(),combineArithReduction(),combineBasicSADPattern(),combineBinOpOfExtractToReduceTree(),combineBinOpOfZExt(),combineBinOpToReduce(),combineBitcast(),combineBitcastvxi1(),combineBitOpWithMOVMSK(),combineBitOpWithPACK(),combineBitOpWithShift(),combineBITREVERSE(),combineBoolVectorAndTruncateStore(),combineBVOfConsecutiveLoads(),combineBVOfVecSExt(),combineBVZEXTLOAD(),combineCarryDiamond(),combineCarryThroughADD(),combineCMov(),combineCMP(),combineCompareEqual(),combineConcatVectorOps(),combineDeMorganOfBoolean(),combineEXTRACT_SUBVECTOR(),combineExtractVectorElt(),combineExtractWithShuffle(),combineExtSetcc(),combineFaddCFmul(),combineFAndFNotToFAndn(),combineFneg(),combineFP_ROUND(),combineINSERT_SUBVECTOR(),combineMOVMSK(),combineMulToPMADDWD(),combineOr(),combineOrOfCZERO(),combineOrXorWithSETCC(),combinePTESTCC(),combineScalarAndWithMaskSetcc(),combineSelect(),combineSelectAndUse(),combineSelectToBinOp(),combineSetCC(),combineSetCCAtomicArith(),combineSetCCMOVMSK(),combineSext(),combineSextInRegCmov(),combineShiftAnd1ToBitTest(),combineShiftLeft(),combineShiftOfShiftedLogic(),combineShiftRightArithmetic(),combineShiftRightLogical(),combineShiftToAVG(),combineShiftToMULH(),combineShiftToPMULH(),combineShuffleOfBitcast(),combineShuffleOfConcatUndef(),combineShuffleToFMAddSub(),combineSignExtendInReg(),combineSIntToFP(),combineStore(),combineSub(),combineSubABS(),combineSubOfBoolean(),combineSubSetcc(),combineTargetShuffle(),combineToExtendBoolVectorInReg(),combineToExtendCMOV(),combineToFPTruncExtElt(),combineToVWMACC(),combineTruncationShuffle(),combineTruncOfSraSext(),combineTruncSelectToSMaxUSat(),combineUADDO_CARRYDiamond(),combineVectorCompareAndMaskUnaryOp(),combineVectorPack(),combineVectorShiftImm(),combineVPDPBUSDPattern(),combineVWADDSUBWSelect(),combineX86CloadCstore(),combineX86ShuffleChain(),combineX86ShuffleChainWithExtract(),combineX86SubCmpForFlags(),combineXor(),combineXorSubCTLZ(),combineZext(),llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode(),llvm::SelectionDAG::computeOverflowForUnsignedAdd(),constructDup(),convertIntLogicToFPLogic(),detectExtMul(),detectPMADDUBSW(),detectZextAbsDiff(),EmitAVX512Test(),EmitCmp(),EmitTest(),ExtendToType(),extractShiftForRotate(),extractSubVector(),findEltLoadSrc(),fnegFoldsIntoOp(),foldAddSubMasked1(),foldAddSubOfSignBit(),foldBinOpIntoSelectIfProfitable(),foldBitOrderCrossLogicOp(),llvm::SelectionDAG::FoldConstantArithmetic(),foldCSELOfCSEL(),foldExtendedSignBitTest(),foldFPToIntToFP(),llvm::AMDGPUTargetLowering::foldFreeOpFromSelect(),FoldIntToFPToInt(),foldLogicOfShifts(),foldLogicTreeOfShifts(),foldMaskAndShiftToExtract(),foldMaskAndShiftToScale(),foldMaskedShiftToBEXTR(),foldMaskedShiftToScaledMask(),foldSelectOfCTTZOrCTLZ(),foldSelectWithIdentityConstant(),foldSetCCWithFunnelShift(),foldSetCCWithRotate(),foldShuffleOfConcatUndefs(),foldVectorXorShiftIntoCmp(),foldXorTruncShiftIntoCmp(),getBaseWithOffsetUsingSplitOR(),llvm::getBitwiseNotOperand(),getBT(),getBuildPairElt(),getCmp(),getFauxShuffleMask(),getIndexFromUnindexedLoad(),getKnownUndefForVectorBinop(),llvm::SelectionDAG::getNode(),getOutputChainFromCallSeq(),getPowerOf2Factor(),getSingleShuffleSrc(),getSToVPermuted(),getTargetVShiftNode(),getVectorBitwiseReduce(),getVPermMask(),isAbsolute(),isADDADDMUL(),isAddCarryChain(),isAddSubOrSubAdd(),isBitfieldPositioningOpFromAnd(),isBSwapHWordElement(),isCalleeLoad(),llvm::SITargetLowering::isCanonicalized(),IsCMPZCSINC(),isConsecutiveLSLoc(),IsCopyFromSGPR(),llvm::TargetLowering::isDesirableToCommuteWithShift(),llvm::AArch64TargetLowering::isDesirableToCommuteWithShift(),llvm::AMDGPUTargetLowering::isDesirableToCommuteWithShift(),llvm::ARMTargetLowering::isDesirableToCommuteWithShift(),llvm::RISCVTargetLowering::isDesirableToCommuteWithShift(),IsElementEquivalent(),isExtendedFrom16Bits(),isFMAddSubOrFMSubAdd(),isFusableLoadOpStorePattern(),isHopBuildVector(),isHorizontalBinOpPart(),isI128MovedFromParts(),llvm::SelectionDAG::isKnownToBeAPowerOfTwo(),llvm::SelectionDAG::isKnownToBeAPowerOfTwoFP(),isLoadOrMultipleLoads(),llvm::AArch64TargetLowering::isReassocProfitable(),isSaturatingMinMax(),isSubBorrowChain(),llvm::RISCVTargetLowering::isTruncateFree(),llvm::AArch64TargetLowering::isZExtFree(),llvm::ARMTargetLowering::isZExtFree(),llvm::X86TargetLowering::isZExtFree(),llvm::XCoreTargetLowering::isZExtFree(),lookThroughSignExtension(),lower1BitShuffle(),LowerAndToBT(),LowerAndToBTST(),LowerBUILD_VECTORAsVariablePermute(),LowerBUILD_VECTORToVIDUP(),lowerBuildVectorAsBroadcast(),LowerBuildVectorOfFPExt(),LowerBuildVectorOfFPTrunc(),LowerBuildVectorv4x32(),llvm::NVPTXTargetLowering::LowerCall(),LowerFABSorFNEG(),lowerFP_TO_SINT_STORE(),lowerFPToIntToFP(),LowerMLOAD(),LowerSaturatingConditional(),LowerSELECTWithCmpZero(),lowerShuffleAsTruncBroadcast(),lowerShuffleOfExtractsAsVperm(),LowerSMELdrStr(),lowerV4F64Shuffle(),llvm::HexagonTargetLowering::LowerVECTOR_SHIFT(),LowerVECTOR_SHUFFLE(),lowerVectorFTRUNC_FCEIL_FFLOOR_FROUND(),LowerVSETCC(),llvm::SelectionDAG::matchBinOpReduction(),matchBSwapHWordOrAndAnd(),MatchingStackOffset(),matchLogicBlend(),matchPMADDWD_2(),matchRotateSub(),matchSplatAsGather(),matchUnaryShuffle(),mayUseP9Setb(),mergeEltWithShuffle(),moveBelowOrigChain(),narrowExtractedVectorBinOp(),narrowExtractedVectorSelect(),narrowIndex(),narrowInsertExtractVectorBinOp(),peekFNeg(),peekFPSignOps(),PerformADDCombineWithOperands(),performAddDotCombine(),performAddSubIntoVectorOp(),performAddUADDVCombine(),performANDCombine(),PerformANDCombine(),performANDORCSELCombine(),performANDSETCCCombine(),llvm::AMDGPUTargetLowering::performAssertSZExtCombine(),PerformBFICombine(),performBuildShuffleExtendCombine(),performCONCAT_VECTORSCombine(),performConcatVectorsCombine(),performCONDCombine(),llvm::R600TargetLowering::PerformDAGCombine(),llvm::HexagonTargetLowering::PerformDAGCombine(),llvm::PPCTargetLowering::PerformDAGCombine(),llvm::RISCVTargetLowering::PerformDAGCombine(),performDUPCombine(),performExtBinopLoadFold(),PerformExtendCombine(),performExtendCombine(),PerformExtractEltCombine(),performExtractVectorEltCombine(),llvm::AMDGPUTargetLowering::performFAbsCombine(),PerformFADDCombineWithOperands(),PerformFAddVSelectCombine(),llvm::AMDGPUTargetLowering::performFNegCombine(),performINSERT_VECTOR_ELTCombine(),performMADD_MSUBCombine(),PerformMinMaxFpToSatCombine(),PerformMinMaxToSatCombine(),llvm::AMDGPUTargetLowering::performMulCombine(),llvm::AMDGPUTargetLowering::performMulLoHiCombine(),performNegCSelCombine(),performORCombine(),PerformORCombine(),PerformORCombineToBFI(),performScalarToVectorCombine(),performSELECTCombine(),performSelectCombine(),performSETCCCombine(),performSetCCPunpkCombine(),performSHLCombine(),PerformShuffleVMOVNCombine(),PerformSplittingToWideningLoad(),performSRACombine(),performSRLCombine(),performSubAddMULCombine(),performSUBCombine(),performSVEAndCombine(),performSVEMulAddSubCombine(),llvm::AMDGPUTargetLowering::performTruncateCombine(),performTRUNCATECombine(),performTruncateCombine(),performUADDVAddCombine(),performUADDVZextCombine(),PerformUMinFpToSatCombine(),performUzpCombine(),PerformVECREDUCE_ADDCombine(),performVecReduceAddCombine(),performVecReduceAddCombineWithUADDLP(),PerformVECTOR_SHUFFLECombine(),performVectorExtendCombine(),PerformVMOVDRRCombine(),PerformVMOVRRDCombine(),PerformVMULCombine(),performVP_REVERSECombine(),performVP_STORECombine(),PerformVQDMULHCombine(),performVSelectCombine(),performVSELECTCombine(),PerformVSetCCToVCTPCombine(),performXORCombine(),PromoteMaskArithmetic(),pushAddIntoCmovOfConsts(),reachesChainWithoutSideEffects(),reassociateCSELOperandsForCSE(),ReconstructShuffleWithRuntimeMask(),ReconstructTruncateFromBuildVector(),reduceBuildVecToShuffleWithZero(),removeRedundantInsertVectorElt(),replaceSplatVectorStore(),replaceZeroVectorStore(),scalarizeBinOpOfSplats(),scalarizeExtEltFP(),scalarizeExtractedBinOp(),llvm::RISCVDAGToDAGISel::Select(),llvm::PPCTargetLowering::SelectAddressRegImm(),llvm::RISCVDAGToDAGISel::SelectAddrRegRegScale(),llvm::HexagonDAGToDAGISel::SelectGlobalAddress(),llvm::PPCTargetLowering::SelectOptimalAddrMode(),SelectSAddrFI(),llvm::RISCVDAGToDAGISel::selectSExtBits(),llvm::RISCVDAGToDAGISel::selectShiftMask(),llvm::HexagonDAGToDAGISel::SelectSHL(),llvm::RISCVDAGToDAGISel::selectSHXADD_UWOp(),llvm::RISCVDAGToDAGISel::selectSHXADDOp(),llvm::RISCVTargetLowering::shouldRemoveExtendFromGSIndex(),llvm::AArch64TargetLowering::shouldRemoveRedundantExtend(),llvm::RISCVTargetLowering::shouldScalarizeBinop(),llvm::X86TargetLowering::shouldScalarizeBinop(),llvm::TargetLowering::SimplifyDemandedBits(),llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode(),llvm::TargetLowering::SimplifyDemandedVectorElts(),llvm::TargetLowering::SimplifySetCC(),simplifySetCCWithCTPOP(),llvm::AMDGPUTargetLowering::stripBitcast(),tryCombineCRC32(),tryCombineExtendRShTrunc(),tryCombineFixedPointConvert(),tryCombineMULLWithUZP1(),tryCombineToBSL(),tryConvertSVEWideCompare(),tryDemorganOfBooleanCondition(),TryDistrubutionADDVecReduce(),tryFoldMADwithSRL(),tryLowerToSLI(),llvm::RISCVDAGToDAGISel::tryShrinkShlLogicImm(),llvm::RISCVDAGToDAGISel::trySignedBitfieldExtract(),trySwapVSelectOperands(),vectorizeExtractedCast(),visitORCommutative(),widenAbs(),widenCtPop(), andwidenSubVector().

◆ getOperand()

const SDValue & llvm::SDValue::getOperand

(

unsigned

)

const

inline

Definition at line1225 of fileSelectionDAGNodes.h.

◆ getResNo()

unsigned llvm::SDValue::getResNo

(

)

const

inline

get the index which selects a specific result in theSDNode

Definition at line156 of fileSelectionDAGNodes.h.

Referenced bycarryFlagToValue(),combineAddOrSubToADCOrSBB(),combineCarryThroughADD(),combineExtractVectorElt(),combineUADDO_CARRYDiamond(),llvm::SelectionDAG::computeOverflowForUnsignedAdd(),llvm::SelectionDAG::expandMultipleResultFPLibCall(),ExtendUsesToFormExtLoad(),getBuildPairElt(),getCmp(),llvm::RegsForValue::getCopyToRegs(),llvm::DenseMapInfo< SDValue >::getHashValue(),llvm::SDUse::getResNo(),isFusableLoadOpStorePattern(),overflowFlagToValue(),PerformADDVecReduce(),PerformExtractEltToVMOVRRD(),PerformVMOVDRRCombine(),llvm::SelectionDAG::ReplaceAllUsesWith(),llvm::SelectionDAG::salvageDebugInfo(), andllvm::SelectionDAG::transferDbgValues().

◆ getScalarValueSizeInBits()

uint64_t llvm::SDValue::getScalarValueSizeInBits

(

)

const

inline

Definition at line203 of fileSelectionDAGNodes.h.

Referencesllvm::EVT::getFixedSizeInBits(),llvm::EVT::getScalarType(), andgetValueType().

Referenced bycalculateByteProvider(),canonicalizeShuffleWithOp(),combineConcatVectorOps(),combineExtractWithShuffle(),combineMulToPMADDWD(),combineTargetShuffle(),combineTruncationShuffle(),combineVectorPack(),combineVectorShiftImm(),combineVectorSizedSetCCEquality(),combineX86ShuffleChain(),combineX86ShuffleChainWithExtract(),combineZext(),llvm::SelectionDAG::ComputeNumSignBits(),llvm::SystemZTargetLowering::ComputeNumSignBitsForTargetNode(),llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode(),llvm::SelectionDAG::computeOverflowForSignedMul(),constructDup(),findEltLoadSrc(),foldSetCCWithFunnelShift(),foldVectorXorShiftIntoCmp(),llvm::getBitwiseNotOperand(),getFauxShuffleMask(),llvm::SelectionDAG::getNode(),isFNEG(),isSaturatingMinMax(),LowerEXTRACT_VECTOR_ELT(),lowerShuffleAsBroadcast(),matchBinaryShuffle(),matchRotateSub(),matchShuffleWithPACK(),matchUnaryShuffle(),llvm::RISCVTargetLowering::PerformDAGCombine(),llvm::TargetLowering::SimplifyDemandedBits(),llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode(),llvm::TargetLowering::SimplifyMultipleUseDemandedBits(),llvm::TargetLowering::SimplifySetCC(),simplifySetCCWithCTPOP(),truncateVecElts(), andwidenSubVector().

◆ getSimpleValueType()

MVT llvm::SDValue::getSimpleValueType

(

)

const

inline

Return the simple ValueType of the referenced return value.

Definition at line190 of fileSelectionDAGNodes.h.

Referencesllvm::EVT::getSimpleVT(), andgetValueType().

Referenced bycanonicalizeShuffleMaskWithHorizOp(),combineAdd(),combineAddOfPMADDWD(),combineBinOpToReduce(),combineBitcast(),combineBitOpWithPACK(),combineConcatVectorOps(),combineINSERT_SUBVECTOR(),combinePTESTCC(),combineSetCCMOVMSK(),combineStore(),combineTargetShuffle(),combineTruncToVnclip(),combineVectorPack(),combineVEXTRACT_STORE(),combineX86ShuffleChain(),combineX86ShufflesRecursively(),constructDup(),convertShiftLeftToScale(),EmitAVX512Test(),ExpandHorizontalBinOp(),ExtendToType(),ExtractBitFromMaskVector(),foldMaskedShiftToScaledMask(),getCopyFromPartsVector(),getReductionSDNode(),getScalarValueForVectorElement(),getShuffleHalfVectors(),getTargetVShiftNode(),getUnderlyingExtractedFromVec(),getWideningInterleave(),insert1BitVector(),InsertBitToMaskVector(),isAddSubOrSubAdd(),lower128BitShuffle(),lower1BitShuffle(),lower256BitShuffle(),lowerBuildVectorAsBroadcast(),LowerBuildVectorv4x32(),LowerCONCAT_VECTORSvXi1(),lowerCttzElts(),LowerEXTRACT_SUBVECTOR(),LowerEXTRACT_VECTOR_ELT_SSE4(),LowerFCOPYSIGN(),LowerFGETSIGN(),llvm::SITargetLowering::LowerFormalArguments(),llvm::AMDGPUTargetLowering::LowerFP_TO_FP16(),lowerFPToIntToFP(),llvm::VETargetLowering::lowerINSERT_VECTOR_ELT(),LowerINTRINSIC_W_CHAIN(),LowerMSTORE(),lowerReductionSeq(),lowerScalarInsert(),lowerShuffleAsInsertPS(),lowerShuffleAsTruncBroadcast(),lowerShuffleOfExtractsAsVperm(),lowerShuffleWithPERMV(),LowerStore(),lowerUINT_TO_FP_v2i32(),lowerUINT_TO_FP_vec(),LowerUnalignedLoadRetParam(),lowerV16F32Shuffle(),lowerV16I16Shuffle(),lowerV16I32Shuffle(),lowerV16I8Shuffle(),lowerV2F64Shuffle(),lowerV2I64Shuffle(),lowerV32I16Shuffle(),lowerV32I8Shuffle(),lowerV4F32Shuffle(),lowerV4F64Shuffle(),lowerV4I32Shuffle(),lowerV4I64Shuffle(),lowerV64I8Shuffle(),lowerV8F16Shuffle(),lowerV8F32Shuffle(),lowerV8F64Shuffle(),lowerV8I16Shuffle(),lowerV8I32Shuffle(),lowerV8I64Shuffle(),lowerVectorIntrinsicScalars(),LowerVSETCC(),matchShuffleAsInsertPS(),narrowExtractedVectorSelect(),llvm::PPCTargetLowering::PerformDAGCombine(),performUzpCombine(),promoteVCIXScalar(),llvm::RISCVTargetLowering::ReplaceNodeResults(),llvm::RISCVDAGToDAGISel::Select(),llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode(),llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode(),llvm::X86TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode(),llvm::TargetLowering::SimplifySetCC(),splitAndLowerShuffle(),vectorizeExtractedCast(),widenMaskVector(), andwidenSubVector().

◆ getValue()

SDValue llvm::SDValue::getValue

(

unsigned

)

const

inline

Definition at line179 of fileSelectionDAGNodes.h.

ReferencesSDValue().

◆ getValueSizeInBits()

TypeSize llvm::SDValue::getValueSizeInBits

(

)

const

inline

Returns the size of the value in bits.

If the value type is a scalable vector type, the scalable property will be set and the runtime size will be a positive integer multiple of the base size.

Definition at line199 of fileSelectionDAGNodes.h.

Referencesllvm::EVT::getSizeInBits(), andgetValueType().

Referenced bycalculateByteProvider(),CalculateTailCallArgDest(),checkDot4MulSignedness(),combineArithReduction(),combineBT(),combineConcatVectorOps(),combineEXTRACT_SUBVECTOR(),combineExtractFromVectorLoad(),combineExtractWithShuffle(),combineINSERT_SUBVECTOR(),combineMulToPMADDWD(),combineSetCCMOVMSK(),combineShiftLeft(),combineStore(),combineTargetShuffle(),combineVectorCompareAndMaskUnaryOp(),combineX86ShuffleChain(),combineX86ShuffleChainWithExtract(),combineX86ShufflesRecursively(),combineXorSubCTLZ(),combineZext(),llvm::SelectionDAG::computeKnownBits(),computeZeroableShuffleElements(),constructDup(),createVariablePermute(),EltsFromConsecutiveLoads(),llvm::TargetLowering::expandMULO(),fnegFoldsIntoOp(),foldSelectOfCTTZOrCTLZ(),getBT(),getFauxShuffleMask(),getHopForBuildVector(),llvm::SelectionDAG::getNode(),getVectorBitwiseReduce(),isHorizontalBinOp(),isTruncWithZeroHighBitsInput(),lookThroughSignExtension(),LowerAndToBT(),LowerAndToBTST(),lowerBuildVectorAsBroadcast(),lowerFCOPYSIGN(),lowerFP_TO_SINT_STORE(),llvm::NVPTXTargetLowering::LowerReturn(),matchBinaryShuffle(),MatchingStackOffset(),matchPERM(),matchPMADDWD_2(),llvm::RISCVTargetLowering::PerformDAGCombine(),performMulCombine(),performSUBCombine(),reduceBuildVecToShuffleWithZero(),llvm::SelectionDAG::salvageDebugInfo(),llvm::SelectionDAGISel::SelectCodeCommon(),ShrinkLoadReplaceStoreWithStore(),llvm::TargetLowering::SimplifyDemandedBits(),llvm::TargetLowering::SimplifySetCC(),tryCombineFixedPointConvert(),tryFormConcatFromShuffle(), andwidenSubVector().

◆ getValueType()

EVT llvm::SDValue::getValueType

(

)

const

inline

Return the ValueType of the referenced return value.

Definition at line1217 of fileSelectionDAGNodes.h.

◆ hasOneUse()

bool llvm::SDValue::hasOneUse

(

)

const

inline

Return true if there is exactly one node using value ResNo ofNode.

Definition at line1257 of fileSelectionDAGNodes.h.

Referenced byareLoadedOffsetButOtherwiseSame(),canEmitConjunction(),canonicalizeBitSelect(),CheckForMaskedLoad(),combineAddOrSubToADCOrSBB(),combineAnd(),combineAndMaskToShift(),combineAndnp(),combineAndShuffleNot(),combineBinOpOfExtractToReduceTree(),combineBinOpOfZExt(),combineBinOpToReduce(),combineBitcast(),combineBitOpWithMOVMSK(),combineBitOpWithPACK(),combineBitOpWithShift(),combineBITREVERSE(),combineBlendOfPermutes(),combineCMP(),combineDeMorganOfBoolean(),combineEXTRACT_SUBVECTOR(),combineExtractVectorElt(),combineExtractWithShuffle(),combineFaddCFmul(),combineINSERT_SUBVECTOR(),combineOr(),combineOrOfCZERO(),combineOrXorWithSETCC(),combineSelectAndUse(),combineSetCCAtomicArith(),combineSext(),combineSextInRegCmov(),combineShiftAnd1ToBitTest(),combineShiftOfShiftedLogic(),combineShiftRightArithmetic(),combineShiftRightLogical(),combineShiftToMULH(),combineShiftToPMULH(),combineShuffleToFMAddSub(),combineSIntToFP(),combineStore(),combineSubABS(),combineSubOfBoolean(),combineSubSetcc(),combineSubShiftToOrcB(),combineTargetShuffle(),combineToExtendCMOV(),combineToFPTruncExtElt(),combineTruncOfSraSext(),combineTruncSelectToSMaxUSat(),combineVWADDSUBWSelect(),combineX86ShuffleChain(),combineXor(),combineXorSubCTLZ(),combineZext(),convertIntLogicToFPLogic(),EmitAVX512Test(),EmitCmp(),foldBinOpIntoSelectIfProfitable(),foldBitOrderCrossLogicOp(),foldExtendedSignBitTest(),llvm::AMDGPUTargetLowering::foldFreeOpFromSelect(),foldLogicOfShifts(),foldLogicTreeOfShifts(),foldMaskAndShiftToExtract(),foldMaskAndShiftToScale(),foldMaskedShiftToBEXTR(),foldMaskedShiftToScaledMask(),foldSelectWithIdentityConstant(),foldSetCCWithFunnelShift(),foldSetCCWithRotate(),foldVectorXorShiftIntoCmp(),foldXorTruncShiftIntoCmp(),isADDADDMUL(),isBitfieldPositioningOpFromAnd(),isCalleeLoad(),isLoadOrMultipleLoads(),llvm::TargetLowering::isReassocProfitable(),llvm::AArch64TargetLowering::isReassocProfitable(),llvm::SITargetLowering::isReassocProfitable(),isWorthFoldingIntoOrrWithShift(),LowerAVXCONCAT_VECTORS(),lowerShuffleAsLanePermuteAndPermute(),lowerShuffleOfExtractsAsVperm(),LowerStore(),lowerV2X128Shuffle(),LowerVSETCC(),mayUseP9Setb(),narrowExtractedVectorBinOp(),narrowVectorSelect(),performANDCombine(),PerformBFICombine(),llvm::AMDGPUTargetLowering::PerformDAGCombine(),llvm::RISCVTargetLowering::PerformDAGCombine(),performExtBinopLoadFold(),performExtractVectorEltCombine(),llvm::AMDGPUTargetLowering::performFAbsCombine(),llvm::AMDGPUTargetLowering::performFNegCombine(),performFPExtendCombine(),performINSERT_VECTOR_ELTCombine(),performIntToFpCombine(),PerformORCombine(),performSETCCCombine(),performSHLCombine(),PerformSplittingMVEEXTToWideningLoad(),PerformSplittingToWideningLoad(),performSRACombine(),llvm::AMDGPUTargetLowering::performStoreCombine(),performSUBCombine(),performSVEMulAddSubCombine(),performTRUNCATECombine(),performTruncateCombine(),PerformVMOVrhCombine(),performVP_STORECombine(),performXORCombine(),pushAddIntoCmovOfConsts(),reachesChainWithoutSideEffects(),reassociateCSELOperandsForCSE(),reduceBuildVecToShuffleWithZero(),replaceZeroVectorStore(),scalarizeExtEltFP(),scalarizeExtractedBinOp(),llvm::RISCVDAGToDAGISel::Select(),llvm::RISCVDAGToDAGISel::selectSHXADD_UWOp(),llvm::RISCVDAGToDAGISel::selectSHXADDOp(),llvm::AMDGPUTargetLowering::shouldFoldFNegIntoSrc(),llvm::AArch64TargetLowering::shouldRemoveRedundantExtend(),llvm::TargetLowering::SimplifyDemandedBits(),llvm::TargetLowering::SimplifySetCC(),simplifySetCCWithCTPOP(),tryBitfieldInsertOpFromOr(),tryDemorganOfBooleanCondition(),tryOrrWithShift(),llvm::RISCVDAGToDAGISel::tryShrinkShlLogicImm(),llvm::RISCVDAGToDAGISel::trySignedBitfieldExtract(),trySwapVSelectOperands(),tryToFoldExtendSelectLoad(),tryToFoldExtOfExtload(),tryToFoldExtOfLoad(),tryToFoldExtOfMaskedLoad(),usePartialVectorLoads(),widenAbs(), andwidenCtPop().

◆ isMachineOpcode()

bool llvm::SDValue::isMachineOpcode

(

)

const

inline

Definition at line1241 of fileSelectionDAGNodes.h.

Referenced byisEligibleToFoldADDIForFasterLocalAccesses(),isF128MovedFromParts(),PeepholePPC64ZExtGather(), andllvm::SITargetLowering::PostISelFolding().

◆ isOperandOf()

bool SDValue::isOperandOf

(

const SDNode *

)

const

Return true if this node is an operand of N.

isOperand - Return true if this node is an operand of N.

Definition at line12535 of fileSelectionDAG.cpp.

Referencesllvm::is_contained(), andN.

◆ isTargetOpcode()

bool llvm::SDValue::isTargetOpcode

(

)

const

inline

Definition at line1237 of fileSelectionDAGNodes.h.

◆ isUndef()

bool llvm::SDValue::isUndef

(

)

const

inline

Definition at line1249 of fileSelectionDAGNodes.h.

Referenced bybuildMergeScalars(),canonicalizeLaneShuffleWithRepeatedOps(),combineAndnp(),combineAndShuffleNot(),combineConcatVectorOfExtracts(),combineConcatVectorOfShuffleAndItsOperands(),combineINSERT_SUBVECTOR(),combineSetCCMOVMSK(),combineShuffleOfBitcast(),combineShuffleOfConcatUndef(),combineShuffleOfScalars(),combineShuffleOfSplatVal(),combineTargetShuffle(),combineToVWMACC(),combineVectorHADDSUB(),combineVectorInsert(),combineVectorPack(),combineVectorShiftImm(),combineVWADDSUBWSelect(),combineX86ShuffleChainWithExtract(),combineXor(),combineZext(),EltsFromConsecutiveLoads(),llvm::TargetLowering::expandVECTOR_COMPRESS(),ExtendToType(),extractSubVector(),llvm::SelectionDAG::FoldConstantArithmetic(),llvm::SelectionDAG::foldConstantFPMath(),llvm::SelectionDAG::FoldSetCC(),foldShuffleOfConcatUndefs(),formSplatFromShuffles(),GenerateTBL(),getFauxShuffleMask(),getHopForBuildVector(),getKnownUndefForVectorBinop(),llvm::SelectionDAG::getNode(),llvm::BuildVectorSDNode::getRepeatedSequence(),getScalarMaskingNode(),getTargetShuffleAndZeroables(),getVectorMaskingNode(),llvm::SelectionDAG::getVectorShuffle(),getVectorShuffle(),getVSlidedown(),getVSlideup(),getWideningInterleave(),InferPointerInfo(),insert1BitVector(),insertSubVector(),isAddSubOrSubAdd(),llvm::BuildVectorSDNode::isConstantSplat(),isFNEG(),isHopBuildVector(),isHorizontalBinOpPart(),isSplatBV(),llvm::SelectionDAG::isUndef(),joinDwords(),LowerAVXCONCAT_VECTORS(),lowerBitreverseShuffle(),LowerBuildVectorv4x32(),LowerCONCAT_VECTORS(),LowerCONCAT_VECTORSvXi1(),LowerCTLZ(),LowerCTTZ(),LowerF128Load(),LowerF128Store(),lowerLoadF128(),lowerLoadI1(),LowerMGATHER(),LowerMLOAD(),llvm::RISCVTargetLowering::LowerOperation(),lowerScalarSplat(),llvm::VETargetLowering::lowerSTORE(),lowerStoreF128(),lowerStoreI1(),LowerToHorizontalOp(),lowerVECTOR_COMPRESS(),LowerVECTOR_SHUFFLE(),lowerVECTOR_SHUFFLE(),lowerVectorIntrinsicScalars(),llvm::ISD::matchBinaryPredicate(),matchShuffleAsBlend(),matchShuffleWithPACK(),partitionShuffleOfConcats(),PerformARMBUILD_VECTORCombine(),performBuildShuffleExtendCombine(),performConcatVectorsCombine(),llvm::R600TargetLowering::PerformDAGCombine(),llvm::RISCVTargetLowering::PerformDAGCombine(),PerformInsertSubvectorCombine(),performInsertSubvectorCombine(),PerformSplittingToNarrowingStores(),PerformVECTOR_SHUFFLECombine(),PerformVSetCCToVCTPCombine(),llvm::HvxSelector::selectShuffle(),llvm::TargetLowering::SimplifyDemandedBits(),llvm::TargetLowering::SimplifyDemandedVectorElts(),simplifyDivRem(),simplifyShuffleOfShuffle(), andllvm::X86TargetLowering::visitMaskedLoad().

◆ operator bool()

llvm::SDValue::operatorbool

(

)

const

inlineexplicit

Definition at line175 of fileSelectionDAGNodes.h.

◆ operator!=()

bool llvm::SDValue::operator!=

(

const SDValue &

)

const

inline

Definition at line169 of fileSelectionDAGNodes.h.

Referencesoperator==().

◆ operator->()

SDNode * llvm::SDValue::operator->

(

)

const

inline

Definition at line164 of fileSelectionDAGNodes.h.

◆ operator<()

bool llvm::SDValue::operator<

(

const SDValue &

)

const

inline

Definition at line172 of fileSelectionDAGNodes.h.

◆ operator==()

bool llvm::SDValue::operator==

(

const SDValue &

)

const

inline

Definition at line166 of fileSelectionDAGNodes.h.

Referenced byoperator!=().

◆ reachesChainWithoutSideEffects()

bool SDValue::reachesChainWithoutSideEffects	(	SDValue	Dest,
		unsigned	Depth =`2`
	)		const

Return true if this operand (which must be a chain) reaches the specified operand without crossing any side-effecting instructions.

reachesChainWithoutSideEffects - Return true if this operand (which must be a chain) reaches the specified operand without crossing any side-effecting instructions on any chain path.

In practice, this looks through token factors and non-volatile loads. In order to remain efficient, this only looks a couple of nodes in, it does not do an exhaustive search.

Note that we only need to examine chains when we're searching for side-effects;SelectionDAG requires that all side-effects are represented by chains, even if another operand would force a specific ordering. This constraint is necessary to allow transformations like splitting loads.

Definition at line12554 of fileSelectionDAG.cpp.

Referencesllvm::all_of(),llvm::Depth,getOpcode(),hasOneUse(),llvm::is_contained(), andllvm::ISD::TokenFactor.

◆ setNode()

void llvm::SDValue::setNode

(

SDNode *

)

inline

set theSDNode

Definition at line162 of fileSelectionDAGNodes.h.

ReferencesN.

Referenced bytryCombineMULLWithUZP1().

◆ use_empty()

bool llvm::SDValue::use_empty

(

)

const

inline

Return true if there are no nodes using value ResNo ofNode.

Definition at line1253 of fileSelectionDAGNodes.h.

Referenced byllvm::TargetLowering::getNegatedExpression(), andllvm::SelectionDAG::makeEquivalentMemoryOrdering().

Friends And Related Function Documentation

◆ DenseMapInfo< SDValue >

friend structDenseMapInfo<SDValue >

friend

Definition at line130 of fileSelectionDAGNodes.h.

The documentation for this class was generated from the following files:

include/llvm/CodeGen/SelectionDAGNodes.h
lib/CodeGen/SelectionDAG/SelectionDAG.cpp

Movatterモバイル変換

Public Member Functions

Friends

Detailed Description

Constructor & Destructor Documentation

◆ SDValue()[1/2]

◆ SDValue()[2/2]

Member Function Documentation

◆ dump()[1/2]

◆ dump()[2/2]

◆ dumpr()[1/2]

◆ dumpr()[2/2]

◆ getConstantOperandAPInt()

◆ getConstantOperandVal()

◆ getDebugLoc()

◆ getMachineOpcode()

◆ getNode()

◆ getNumOperands()

◆ getOpcode()

◆ getOperand()

◆ getResNo()

◆ getScalarValueSizeInBits()

◆ getSimpleValueType()

◆ getValue()

◆ getValueSizeInBits()

◆ getValueType()

◆ hasOneUse()

◆ isMachineOpcode()

◆ isOperandOf()

◆ isTargetOpcode()

◆ isUndef()

◆ operator bool()

◆ operator!=()

◆ operator->()

◆ operator<()

◆ operator==()

◆ reachesChainWithoutSideEffects()

◆ setNode()

◆ use_empty()

Friends And Related Function Documentation

◆ DenseMapInfo< SDValue >