We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see ourdocumentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more aboutblocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more aboutreporting abuse.
32-bit Superscalar RISC-V CPU
Verilog 965 158
RISC-V CPU Core (RV32IM)
Verilog 1.4k 249
Various HDL (Verilog) IP Cores
Verilog 752 219
Basic RISC-V Test SoC
Verilog 116 30
720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
C 275 43
Instruction set simulator for RISC-V, MIPS and ARM-v6m
C++ 94 19