yosys

Star

Here are 166 public repositories matching this topic...

Language:All

Filter by language

All166 Verilog59 Python23 Makefile12 VHDL11 C++7 Shell7 C4 SystemVerilog4 F#3 Haskell3

Sort:Most stars

Sort options

Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

The-OpenROAD-Project /OpenLane

Star1.7k

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

magic asic rtl verilog vlsi foundry yosys klayout caravel netgen system-on-chip openroad openram skywater 130nm soc-design rtl2gds

UpdatedSep 15, 2025
Python

cariboulabs /cariboulite

Star1.3k

CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR

radio rpi fpga pi software sdr raspberry icestorm rf yosys ice40 defined

UpdatedJul 24, 2025
C

nturley /netlistsvg

Star752

draws an SVG schematic from a JSON netlist

visualization diagram elk yosys klayjs netlist

UpdatedJan 25, 2024
JavaScript

olofk /edalize

Star731

An abstraction library for interfacing EDA tools

fpga simulation vhdl eda verilog xilinx synthesis vivado altera systemverilog icestorm lattice icarus-verilog modelsim ghdl yosys verilator riviera-pro fossi spyglass

UpdatedNov 17, 2025
Python

zachjs /sv2v

Star685

SystemVerilog to Verilog conversion

conversion verilog systemverilog yosys

UpdatedNov 24, 2025
Haskell

m-labs /nmigen

Star679

A refreshed Python toolbox for building complex digital hardware. Seehttps://gitlab.com/nmigen/nmigen

fpga hdl yosys nmigen

UpdatedJan 8, 2022
Python

efabless /caravel

Star369

Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

magic yosys caravel picorv32 openroad vexriscv openram sky130

UpdatedFeb 26, 2025
Verilog

apfaudio /eurorack-pmod

Star223

A eurorack-friendly audio frontend compatible with many FPGA boards, based on the AK4619VN audio CODEC.

fpga hardware electronics synthesizer verilog modular-synthesizers kicad eurorack yosys pmod cocotb

UpdatedNov 18, 2025
SystemVerilog

PyFPGA /pyfpga

Star143

A Python package to use FPGA development tools programmatically.

python fpga diamond tcl trellis vivado ise icestorm ghdl yosys quartus nextpnr libero

UpdatedMar 22, 2025
Python

efabless /caravel_mpw-one

Star136

Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

magic yosys caravel picorv32 openroad openram sky130

UpdatedFeb 22, 2022
Verilog

lushaylabs /tangnano9k-series-examples

Star123

Examples for the Lushay Labs tang nano 9k series

fpga yosys nextpnr apicula tangnano9k

UpdatedJun 12, 2024
GLSL

akilm /Physical-Design

Star115

Physical Design Flow from RTL to GDS using Opensource tools.

opensource raven chip yosys risc-v picorv32 physical-design pad-cells

UpdatedNov 23, 2020

forflo /yodl

Star104

A VHDL frontend for Yosys

vhdl yosys

UpdatedFeb 27, 2017
C++

chipsalliance /fpga-tool-perf

Star104

FPGA tool performance profiling

toolchain fpga perf performance-analysis yosys conda-environment vpr arachne-pnr nextpnr symbiflow f4pga

UpdatedFeb 24, 2024
Python

ECP5-PCIe /ECP5-PCIe

Star102

Mirror ofhttps://codeberg.org/ECP5-PCIe/ECP5-PCIe

fpga trellis yosys pcie ecp5 nextpnr prjtrellis gateware pcie-interface amaranth

UpdatedMay 16, 2023
Python

scarv /xcrypto

Star92

XCrypto: a cryptographic ISE for RISC-V

open-source cryptography cpu crypto hardware riscv verilog research-project mit-license ise icarus-verilog hardware-acceleration formal-verification yosys instruction-set-architecture risc-v xcrypto

UpdatedJan 5, 2023
Verilog

dadamachines /doppler

Star86

Arduino compatible – Cortex M4F & FPGA Development Board

arduino fpga icestorm yosys ice40 ice40up5k samd51

UpdatedMar 22, 2019

stnolting /neorv32-setups

Star86

📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

fpga vhdl intel verilog xilinx lattice soc ghdl yosys risc-v neorv32

UpdatedDec 15, 2025
VHDL

chipsalliance /yosys-f4pga-plugins

Star83

Plugins for Yosys developed as part of the F4PGA project.

toolchain fpga eda xilinx yosys xilinx-fpga yosys-plugin f4pga

UpdatedMay 14, 2024
Verilog

multigcs /LinuxCNC-RIO

Star80

RealtimeIO for LinuxCNC based on an FPGA

fpga icestorm yosys ice40 linuxcnc ecp5 nextpnr linuxcnc-fpga tangnano9k

UpdatedSep 2, 2024
Python

Improve this page

Add a description, image, and links to theyosys topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with theyosys topic, visit your repo's landing page and select "manage topics."

Learn more

Movatterモバイル変換

Navigation Menu

Search code, repositories, users, issues, pull requests...

Provide feedback

Saved searches

Use saved searches to filter your results more quickly