#
verilog-generator
Here are 3 public repositories matching this topic...
Verilog Generator of Neural Net Digit Detector for FPGA
- Updated
Sep 7, 2022 - Verilog
a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.
- Updated
Dec 14, 2019 - MATLAB
A library to generate parameterized Verilog code from C++. Allows you to assemble Verilog modules in C++, use C++ syntax to dynamically generate complex connections, parameterize code, and ultimately get the Verilog code automatically generated.
- Updated
Dec 20, 2020 - C++
Improve this page
Add a description, image, and links to theverilog-generator topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with theverilog-generator topic, visit your repo's landing page and select "manage topics."