Verilog

Star

Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.

Here are 5,019 public repositories matching this topic...

Language:All

Filter by language

All5,019 Verilog2,832 SystemVerilog357 VHDL295 C221 Python221 C++140 HTML103 Tcl81 JavaScript49 Assembly47

Sort:Most stars

Sort options

Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

logisim-evolution /logisim-evolution

Star6.6k

Digital logic design tool and simulator

education simulator fpga vhdl logic circuits verilog circuit digital-logic logisim digital-circuit digital-circuits timing-diagram digital-logic-design logisim-evolution

UpdatedDec 17, 2025
Java

LeiWang1999 /FPGA

Star5.2k

帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目

fpga verilog xilinx vivado pynq

UpdatedMay 15, 2022

chipsalliance /chisel

Star4.5k

Chisel: A Modern Hardware Design Language

scala chip-generator chisel rtl chisel3 firrtl verilog

UpdatedDec 17, 2025
Scala

open-sdr /openwifi

Star4.4k

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

linux fpga zynq hls hardware wifi verilog xilinx sdr analog-devices ieee80211 xilinx-fpga dma software-defined-radio ofdm csma ad9361 802-11 mac80211 openwifi

UpdatedDec 16, 2025
C

verilator /verilator

Star3.2k

Verilator open-source SystemVerilog simulator and lint system

cpp rtl verilog compilers systemc system-verilog verilator verilog-simulator

UpdatedDec 17, 2025
SystemVerilog

SpinalHDL /VexRiscv

Star2.9k

A FPGA friendly 32 bit RISC-V CPU implementation

cpu fpga vhdl riscv verilog soc spinalhdl softcore

UpdatedDec 15, 2025
Assembly

SI-RISCV /e200_opensource

Star2.8k

Deprecated, please go to next generation Ultra-Low Power RISC-V Corehttps://github.com/riscv-mcu/e203_hbirdv2

cpu core verilog china nuclei risc-v ultra-low-power

UpdatedMar 24, 2021
Verilog

darklife /darkriscv

Star2.5k

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

fpga core riscv verilog risc-v

UpdatedJul 16, 2025
Verilog

The-OpenROAD-Project /OpenROAD

Star2.3k

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation athttps://openroad.readthedocs.io/en/latest/

cpp tcl eda rtl verilog def gdsii timing-analysis openroad lef opendb-database

UpdatedDec 17, 2025
Verilog

cocotb /cocotb

Star2.2k

cocotb: Python-based chip (RTL) verification

python test vhdl verification verilog uvm

UpdatedDec 16, 2025
Python

jbush001 /NyuziProcessor

Star2.2k

GPGPU microprocessor architecture

processor-architecture fpga hardware gpu graphics verilog microprocessor gpu-computing

UpdatedNov 8, 2024
C

stnolting /neorv32

Star1.9k

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

microcontroller asic cpu fpga processor vhdl verilog soc risc-v soft-core

UpdatedDec 16, 2025
VHDL

SpinalHDL /SpinalHDL

Star1.9k

Scala based HDL

scala fpga vhdl rtl verilog

UpdatedDec 17, 2025
Scala

pConst /basic_verilog

Star1.9k

Must-have verilog systemverilog modules

spi-interface fpga hls encoder delay tcl verilog debounce xilinx synchronizer uart altera uart-verilog fifo pwm uart-protocol spi-master uart-controller uart-tx uart-receiver

UpdatedAug 2, 2025
Verilog

FPGAwars /icestudio

Star1.8k

❄️ Visual editor for open FPGA boards

javascript editor fpga ide blocks verilog icestorm lattice icestudio

UpdatedDec 6, 2025
JavaScript

analogdevicesinc /hdl

Star1.8k

HDL libraries and projects

fpga verilog hdl hacktoberfest analog-devices jesd204b

UpdatedDec 17, 2025
Verilog

olofk /serv

Star1.7k

SERV - The SErial RISC-V CPU

asic fpga verilog risc-v

UpdatedDec 16, 2025
Verilog

riscv-mcu /e203_hbirdv2

Star1.7k

The Ultra-Low Power RISC-V Core

cpu fpga core riscv verilog china hummingbird nuclei soc risc-v low-power e203

UpdatedAug 6, 2025
Verilog

The-OpenROAD-Project /OpenLane

Star1.7k

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

magic asic rtl verilog vlsi foundry yosys klayout caravel netgen system-on-chip openroad openram skywater 130nm soc-design rtl2gds

UpdatedSep 15, 2025
Python

ultraembedded /riscv

Sponsor

Star1.6k

RISC-V CPU Core (RV32IM)

asic cpu fpga verification verilog pipeline-processor risc-v rv32i verilator riscv-linux rv32im

UpdatedSep 18, 2021
Verilog

Followers: 498 followers
Website: github.com/topics/verilog
Wikipedia: Wikipedia

Movatterモバイル変換

Navigation Menu

Search code, repositories, users, issues, pull requests...

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

Verilog

Here are 5,019 public repositories matching this topic...

logisim-evolution /logisim-evolution

LeiWang1999 /FPGA

chipsalliance /chisel

open-sdr /openwifi

verilator /verilator

SpinalHDL /VexRiscv

SI-RISCV /e200_opensource

darklife /darkriscv

The-OpenROAD-Project /OpenROAD

cocotb /cocotb

jbush001 /NyuziProcessor

stnolting /neorv32

SpinalHDL /SpinalHDL

pConst /basic_verilog

FPGAwars /icestudio

analogdevicesinc /hdl

olofk /serv

riscv-mcu /e203_hbirdv2

The-OpenROAD-Project /OpenLane

ultraembedded /riscv