Movatterモバイル変換


[0]ホーム

URL:


Skip to content

Navigation Menu

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
#

rvv

Here are 20 public repositories matching this topic...

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

  • UpdatedMar 13, 2025
  • C

A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code

  • UpdatedMar 3, 2025
  • Assembly

Chisel RISC-V Vector 1.0 Implementation

  • UpdatedFeb 11, 2025
  • Assembly

Unit tests generator for RVV 1.0

  • UpdatedMar 11, 2025
  • Go

x86-64, ARM, and RVV intrinsics viewer

  • UpdatedMar 16, 2025
  • JavaScript

A translator from ARM NEON intrinsics to RISCV-V Extension implementation

  • UpdatedAug 26, 2024
  • C++

A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)

  • UpdatedDec 5, 2024
  • HTML

Implements kernels with RISC-V Vector

  • UpdatedMar 24, 2023
  • Assembly

RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Compliance test).

  • UpdatedApr 3, 2024
  • Python

RISC-V Vectorized Bencmark Suite. based onhttps://github.com/RALC88/riscv-vectorized-benchmark-suite

  • UpdatedOct 28, 2022
  • C++

Hair recoloring on RISC-V with OpenCV

  • UpdatedApr 19, 2023
  • Python
  • UpdatedJan 9, 2021
  • Scala

RISCV Vector Kernel C/LLVM-IR generator

  • UpdatedDec 16, 2024
  • C

MagicMirror² module: Departure monitor for the RVV (Regensburger Verkehrsverbund) bus system (ÖPNV, public transport)

  • UpdatedJan 21, 2021
  • JavaScript

Nuclei AI Library Optimized For RISC-V Vector

  • UpdatedDec 24, 2024
  • C

Examples of Halide language algorithms running on RISC-V

  • UpdatedMar 1, 2023
  • Assembly

Patched version of LLVM to unblock RISC-V vectorization with 0.7.1 ISA

  • UpdatedFeb 21, 2023

Resources for RISC-V Summit Europe 2024 and ORConf 2024 with topic: Accelerating software development for emerging ISA extensions with cloud-based FPGAs: RVV case study

  • UpdatedOct 21, 2024
  • TeX

Examples of Halide language algorithms running on RISC-V

  • UpdatedFeb 9, 2024
  • Assembly

Regensburg (RVV) transport sensor for Home Assistant

  • UpdatedNov 27, 2024
  • Python

Improve this page

Add a description, image, and links to thervv topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with thervv topic, visit your repo's landing page and select "manage topics."

Learn more


[8]ページ先頭

©2009-2025 Movatter.jp