rv32ima
Here are 10 public repositories matching this topic...
RISC-V XV6/Linux SoC, marchID: 0x2b
- Updated
Nov 28, 2025 - Verilog
A minimalist RISC-V system emulator capable of running Linux kernel with efficient event-driven scheduling
- Updated
Dec 4, 2025 - C
可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals are emulated. Support running mainline Linux.
- Updated
Oct 1, 2024 - C
A port of mini-rv32ima to VScript (Squirrel 3)
- Updated
Dec 1, 2022 - Squirrel
Running Linux on a Pi Pico!
- Updated
Feb 27, 2024 - C
RISC-V emulator/simulator in Python
- Updated
Aug 25, 2025 - Python
A Linux-supported RISC-V SoC for FPGAs, described in Verilog HDL
- Updated
Dec 1, 2025 - Verilog
Minimal RISC-V core implementation (RV32IMA) for fun and learning
- Updated
Aug 25, 2025 - Rust
herve, the rv simulator is a simple risc-v RV32IMA ISA simulator.
- Updated
Nov 2, 2021 - Assembly
Improve this page
Add a description, image, and links to therv32ima topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with therv32ima topic, visit your repo's landing page and select "manage topics."