learning-verilog

Star

Here are 4 public repositories matching this topic...

hashirshoaeb /Verilog-Codes

Star4

This repository is to help macOS and linux users who have just started learning verilog.

macos vscode assignment verilog getting-started vscode-plugin linux-users scansion lab-tasks learning-verilog

UpdatedJan 14, 2020
Verilog

mcleber /Verilog_Traffic_Light_Controller

Star1

First steps with the Sipeed Tang Primer 20k FPGA.

verilog verilog-hdl gowin sipeed learning-verilog sipeed-tang-primer gowin-eda

UpdatedMay 5, 2025
Verilog

mcleber /Verilog_7-Segment_Display_with_DIP_Switches

Star0

This project implements a BCD (Binary-Coded Decimal) converter that reads DIP switch input and controls a 7-segment display, showing digits 0–8 or ‘E’ for invalid combinations.

verilog verilog-hdl gowin sipeed learning-verilog sipeed-tang-primer gowin-eda

UpdatedMay 5, 2025
Verilog

mcleber /Verilog_Testbench_Essentials

Star0

Creating testbenches in Verilog is an essential practice to verify the functionality of your modules and ensure your design behaves as expected.

verilog testbenches testbench verilog-hdl learning-verilog verilog-testbenches

UpdatedMay 7, 2025
Verilog

Improve this page

Add a description, image, and links to thelearning-verilog topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with thelearning-verilog topic, visit your repo's landing page and select "manage topics."

Learn more

Movatterモバイル変換

Navigation Menu

Search code, repositories, users, issues, pull requests...

Provide feedback

Saved searches

Use saved searches to filter your results more quickly