Movatterモバイル変換


[0]ホーム

URL:


Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
Appearance settings
#

fpga-accelerator

Here are 59 public repositories matching this topic...

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

  • UpdatedFeb 14, 2022
  • C
transfomers-silicon-research

Convolutional accelerator kernel, target ASIC & FPGA

  • UpdatedApr 10, 2023
  • Verilog

Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.

  • UpdatedApr 22, 2019
  • Jupyter Notebook

Small-scale Tensor Processing Unit built on an FPGA

  • UpdatedAug 4, 2019
  • Verilog

Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design contest.

  • UpdatedJun 27, 2018
  • Objective-C

OpenGL 1.x implementation for FPGAs

  • UpdatedJul 12, 2025
  • C++

BARVINN: A Barrel RISC-V Neural Network Accelerator:https://barvinn.readthedocs.io/en/latest/

  • UpdatedJan 5, 2025
  • Tcl

Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)

  • UpdatedNov 14, 2021
  • C++
opae-xilinx

OPAE porting to Xilinx FPGA devices.

  • UpdatedAug 5, 2020
  • Coq

This project implements a convolution kernel based on vivado HLS on zcu104

  • UpdatedMar 15, 2020
  • C++

Lenet for MNIST handwritten digit recognition using Vivado hls tool

  • UpdatedJul 22, 2020
  • Objective-C

Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.

  • UpdatedMay 20, 2020
  • Verilog

FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.

  • UpdatedAug 15, 2023
  • Python

Implementation of a binary search tree algorithm in a FPGA/ASIC IP

  • UpdatedSep 5, 2021
  • SystemVerilog

TCP/IP and UDP/IP protocol stack off-loading

  • UpdatedAug 9, 2020
  • Verilog

Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs

  • UpdatedJun 4, 2020
  • C

Improve this page

Add a description, image, and links to thefpga-accelerator topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with thefpga-accelerator topic, visit your repo's landing page and select "manage topics."

Learn more


[8]ページ先頭

©2009-2025 Movatter.jp