fpga-accelerator
Here are 59 public repositories matching this topic...
Language:All
Sort:Most stars
An OpenCL-based FPGA Accelerator for Convolutional Neural Networks
- Updated
Feb 14, 2022 - C
QKeras: a quantization deep learning library for Tensorflow Keras
- Updated
Jun 13, 2025 - Python
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
- Updated
Jan 5, 2019 - VHDL
Research and Materials on Hardware implementation of Transformer Model
- Updated
Feb 28, 2025 - Jupyter Notebook
Convolutional accelerator kernel, target ASIC & FPGA
- Updated
Apr 10, 2023 - Verilog
Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.
- Updated
Apr 22, 2019 - Jupyter Notebook
Small-scale Tensor Processing Unit built on an FPGA
- Updated
Aug 4, 2019 - Verilog
Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design contest.
- Updated
Jun 27, 2018 - Objective-C
OpenGL 1.x implementation for FPGAs
- Updated
Jul 12, 2025 - C++
BARVINN: A Barrel RISC-V Neural Network Accelerator:https://barvinn.readthedocs.io/en/latest/
- Updated
Jan 5, 2025 - Tcl
OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.
- Updated
Oct 3, 2023 - C
Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)
- Updated
Nov 14, 2021 - C++
OPAE porting to Xilinx FPGA devices.
- Updated
Aug 5, 2020 - Coq
This project implements a convolution kernel based on vivado HLS on zcu104
- Updated
Mar 15, 2020 - C++
Lenet for MNIST handwritten digit recognition using Vivado hls tool
- Updated
Jul 22, 2020 - Objective-C
Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
- Updated
May 20, 2020 - Verilog
FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
- Updated
Aug 15, 2023 - Python
Implementation of a binary search tree algorithm in a FPGA/ASIC IP
- Updated
Sep 5, 2021 - SystemVerilog
TCP/IP and UDP/IP protocol stack off-loading
- Updated
Aug 9, 2020 - Verilog
Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs
- Updated
Jun 4, 2020 - C
Improve this page
Add a description, image, and links to thefpga-accelerator topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with thefpga-accelerator topic, visit your repo's landing page and select "manage topics."