Movatterモバイル変換

Skip to content

#

digital-logic

Here are 104 public repositories matching this topic...

Language:All

Filter by language

All104 VHDL18 Verilog18 Python9 C5 C++5 JavaScript5 Java4 TypeScript4 HTML3 C#2

Sort:Most stars

Sort options

Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

logisim-evolution

logisim-evolution /logisim-evolution

Digital logic design tool and simulator

education simulator fpga vhdl logic circuits verilog circuit digital-logic logisim digital-circuit digital-circuits timing-diagram digital-logic-design logisim-evolution

UpdatedMar 18, 2025
Java

tilk /digitaljs

Teaching-focused digital circuit simulator

simulator circuit-simulator digital-logic logic-gates logic-circuit-simulator

UpdatedMay 8, 2024
JavaScript

TimRudy /ice-chips-verilog

IceChips is a library of all common discrete logic devices in Verilog

fpga open-hardware eda digital-logic icestorm iverilog logic-circuit verilog-components 7400

UpdatedNov 20, 2024
Verilog

AnuragAnalog /GateResources

Here are my GATE CSE 2021 Resources

programming algorithms dbms os resources cse data-structures digital-logic gate compiler-design aptitude theory-of-computation cn coa engineering-mathematics 2021

UpdatedFeb 26, 2021

matijakevic /mcircuit

A digital logic simulator inspired by Logisim.

python qt simulator simulation llvm circuit-simulator python3 networkx pyside circuit digital-logic circuit-simulation logisim llvmlite digital-logic-simulator qt6 pyside6

UpdatedMay 20, 2021
Python

Aparnaraha /Gate2024

here the notes provided by the seniors who already cracked IITs as well as how much I'll cover for my exams I'll provide my notes as well. If you want you can access the course by these links also

programming algorithms dbms operating-system data-structures discrete-mathematics toc database-management digital-logic gate compiler-design programming-in-c aptitude theory-of-computation computer-networks engineering-mathematics computer-organisation-architechure gate-notes gate2024 graduate-aptitude-test

UpdatedJan 24, 2025

sabertazimi /hust-lab

Labs for Computer Science: C, Assembly, Data Structure, CSAPP, HSI, MATLAB, Digital Logic, Verilog, Compilers, Operating Systems

c computer-science algorithm compiler functional-programming assembly matlab lab operating-system verilog data-structrues hust-lab hust digital-logic

UpdatedDec 10, 2024
C

LevKruglyak /CircuitSimulator

Simple Java application for simulating digital circuits

java computer-engineering digital-logic

UpdatedMar 15, 2023
Java

TimRudy /uart-verilog

A simple 8 bit UART implementation in Verilog, with tests and timing diagrams

fpga open-hardware eda digital-logic hardware-designs serialport icestorm uart-verilog iverilog verilog-components uart-interface

UpdatedMay 28, 2023
Verilog

fcayci /vhdl-digital-design

VHDL code examples for a digital design course

fpga vhdl digital-logic digital-design

UpdatedJan 29, 2020
VHDL

Es1chUbJyan9 /32bit_Quine-McCluskey_and_Petrick_Method_in_C

32bit Simplifier of Boolean functions

c quine-mccluskey simplification logic-programming digital-logic quine-mccluskey-algorithm petrick-method

UpdatedDec 4, 2018
C

Multimedia-Processing /Digital-Logic-Design

透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。

fpga digital vhdl verilog learn xilinx digital-logic systemverilog hdl verilog-hdl xilinx-fpga xilinx-vivado digital-logic-design altera-fpga altera-cyclone-v-sockit altera-cyclone-iii-de0 altera-quartus soc-kit altera-cyclone vhdl-verilog

UpdatedOct 25, 2023
Verilog

2catycm /SUSTech-CS202_214-Computer_Organization-Project

This is the mirror for gitee in github for project assignment of cs202 / 214 Computer Organization course of Southern University of Science and Technology， which is to manufacture a CPU. 这是南方科技大学CS202/214计算机组成原理课程的大作业——实现一个CPU。

cpu mips digital-logic computer-organization-and-design sustech-course-code

UpdatedJun 6, 2022
Verilog

dramforever /finlog

Compiling finite generators to digital logic. WIP

haskell compiler verilog digital-logic

UpdatedAug 24, 2020
Haskell

chaseruskin /legoHDL

An experimental package manager and development tool for Hardware Description Languages (HDL).

package-manager fpga vhdl verilog digital-logic hdl digital-design hardware-description-language hardware-design

UpdatedApr 10, 2022
Python

anuejn /XC9500

WIP open source tooling for the XC9500 / XC9500XL series of CPLDs from Xilinx.

reverse-engineering digital-logic yosys cpld

UpdatedNov 5, 2021
Python

WilliamYi96 /SimpleComputer

The design and implementation of simple computer by quartus.

vhdl computer digital-logic computer-design-and-implementation

UpdatedJun 22, 2017
VHDL

djcopley /QuineMcCluskey

A powerful tool for minimizing Boolean functions

minimization quine-mccluskey python3 digital-logic boolean-algebra boolean-logic digital-logic-simplification

UpdatedAug 19, 2024
Python

xprova /xprova

Formal verification engine for Verilog with built-in support for simulating flip-flop metastability

verilog model-checking digital-logic formal-verification

UpdatedJun 8, 2017
Java

DheerendraRathor /vhdl

This repository contains the codes for various type of circuits simulated in VHDL in Xilinx ISE Design.

vhdl logic circuit-simulator digital-logic gates

UpdatedMar 11, 2014
VHDL

Improve this page

Add a description, image, and links to thedigital-logic topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with thedigital-logic topic, visit your repo's landing page and select "manage topics."

[8]ページ先頭

©2009-2025 Movatter.jp