Movatterモバイル変換

Skip to content

#

asic

Here are 479 public repositories matching this topic...

Language:All

Filter by language

All479 Verilog145 Python77 SystemVerilog62 VHDL22 C++17 JavaScript13 C11 Tcl9 Shell8 HTML6

Sort:Most stars

Sort options

Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

skywater-pdk

google /skywater-pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

magic asic eda pdk asic-library openroad openram skywater

UpdatedOct 28, 2024
Python

openhwgroup /cva6

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

asic cpu fpga risc-v systemverilog-hdl rv64gc ariane

UpdatedDec 8, 2025
Assembly

neorv32

stnolting /neorv32

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

microcontroller asic cpu fpga processor vhdl verilog soc risc-v soft-core

UpdatedDec 16, 2025
VHDL

serv

olofk /serv

SERV - The SErial RISC-V CPU

asic fpga verilog risc-v

UpdatedDec 16, 2025
Verilog

The-OpenROAD-Project /OpenLane

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

magic asic rtl verilog vlsi foundry yosys klayout caravel netgen system-on-chip openroad openram skywater 130nm soc-design rtl2gds

UpdatedSep 15, 2025
Python

ultraembedded /riscv

RISC-V CPU Core (RV32IM)

asic cpu fpga verification verilog pipeline-processor risc-v rv32i verilator riscv-linux rv32im

UpdatedSep 18, 2021
Verilog

clash-lang /clash-compiler

Haskell to VHDL/Verilog/SystemVerilog compiler

haskell asic fpga vhdl verilog systemverilog hardware-description-language

UpdatedDec 16, 2025
Haskell

pulp-platform /axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

asic fpga hardware rtl ip systemverilog axi network-on-chip axi4 axi4-lite

UpdatedDec 9, 2025
SystemVerilog

ucb-bar /gemmini

Berkeley's Spatial Array Generator

asic accelerator dnn

UpdatedDec 12, 2025
Scala

ultraembedded /biriscv

32-bit Superscalar RISC-V CPU

linux asic cpu fpga verilog xilinx superscalar in-order risc-v branch-prediction coremark rv32i verilator riscv-linux rv32im artix-7 pipelined-processors

UpdatedSep 18, 2021
Verilog

siliconcompiler /siliconcompiler

Modular hardware build system

asic fpga hls vhdl eda rtl verilog make synthesis cmos

UpdatedDec 17, 2025
Python

splinedrive /kianRiscV

RISC-V XV6/Linux SoC, marchID: 0x2b

linux asic cpu fpga x11 riscv verilog xv6 systemverilog mmu soc bare-metal rv32ima chipdesign tinytapeout sv32

UpdatedNov 28, 2025
Verilog

esig /dss

Digital Signature Service : creation, extension and validation of advanced electronic signatures

java asic validation signature xades cades pades esignature jades

UpdatedDec 2, 2025
Java

riscvarchive /riscv-cores-list

RISC-V Cores, SoC platforms and SoCs

asic fpga risc-v socs open-isa

UpdatedMar 26, 2021

ultraembedded /cores

Various HDL (Verilog) IP Cores

audio asic fpga usb rtl verilog spi sram uart verilog-hdl verilog-components verilator i2s sdram

UpdatedJul 1, 2021
Verilog

VUnit /vunit

VUnit is a unit testing framework for VHDL/SystemVerilog

unit-testing asic fpga vhdl verification testbench verilog-hdl systemverilog-hdl universal-verification-methodology

UpdatedDec 11, 2025
VHDL

VLSI-EDA /PoC

The PoC Library has been forked to github.com/VHDL/PoC. See new address below

python asic fpga simulation vhdl verification xilinx synthesis regression-testing altera hardware-designs lattice hardware-libraries poc-library vlsi testbenches hardware-modules osvvm uvvm vunit

UpdatedJul 30, 2025
VHDL

zssloth /Embedded-Neural-Network

collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning

compression asic fpga deep-learning neural-network

UpdatedFeb 3, 2024

pulp-platform /ara

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

asic cpu vector riscv ara rvv rv64gcv

UpdatedNov 27, 2025
C

gf180mcu-pdk

google /gf180mcu-pdk

PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).

asic eda pdk openroad 180nm globalfoundries gf180mcu

UpdatedMay 31, 2023
Makefile

Improve this page

Add a description, image, and links to theasic topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with theasic topic, visit your repo's landing page and select "manage topics."

[8]ページ先頭

©2009-2025 Movatter.jp