Movatterモバイル変換


[0]ホーム

URL:


Skip to content

Navigation Menu

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
#

amba

Here are 40 public repositories matching this topic...

AMBA AXI VIP

  • UpdatedJun 28, 2024
  • SystemVerilog

Network on Chip Implementation written in SytemVerilog

  • UpdatedAug 27, 2022
  • SystemVerilog

Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedded programs targeted at the microprocessor to control the peripherals

  • UpdatedJul 26, 2024
  • HTML

Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.

  • UpdatedMay 14, 2021
  • Verilog

Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description and software programming languages

  • UpdatedJul 26, 2024
  • HTML

Design and program Arm-based embedded systems and implement them in low-level hardware using standard C and assembly language.

  • UpdatedAug 12, 2024
  • C

AHB3-Lite Interconnect

  • UpdatedMay 10, 2024
  • SystemVerilog

The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equivalent transfers on the APB.

  • UpdatedOct 7, 2022
  • Verilog

Parameterised Asynchronous AHB3-Lite to APB4 Bridge.

  • UpdatedMay 10, 2024
  • SystemVerilog

Verification IP for AMBA APB Protocol

  • UpdatedNov 7, 2023
  • SystemVerilog

Master and Slave made using AMBA AXI4 Lite protocol.

  • UpdatedOct 9, 2020
  • Stata

Multi-Technology RAM with AHB3Lite interface

  • UpdatedMay 10, 2024
  • SystemVerilog

Open-source AMBA CHI infrastructures (supporting Issue B, E.b)

  • UpdatedFeb 20, 2025
  • C++

A caravan equipped with API for creating bus protocols in Chisel with ease.

  • UpdatedNov 20, 2024
  • Scala

The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )

  • UpdatedAug 20, 2022
  • Verilog

Improve this page

Add a description, image, and links to theamba topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with theamba topic, visit your repo's landing page and select "manage topics."

Learn more


[8]ページ先頭

©2009-2025 Movatter.jp