• 👋 Hi, I am Yigit
• 👀 I’m interested in RTL design, embedded programming and scripting
• 👾 I mostly use Verilog and C++, sometimes Python and a little bit Bash
• 📫 How to reach me:yigit.suoglu@proton.me orsuoglu@icloud.com
  • If you have a problem with your homework, please ask it to your instructor
    • I don't really have time to explain stuff to strangers and it is kind a their job
  • If there is an issue with one of the repositories or you want a feature to be added, please use issues
    • I think it is easier to keep track and more transparent
    • Or feel free to implement it yourself; much better as more people contribute!
  • Also open to collaborations in interesting open source projects
• 🌐 Also check outsuoglu.github.io

Popular repositoriesLoading

1. Fixed-Floating-Point-Adder-MultiplierFixed-Floating-Point-Adder-MultiplierPublic

   16-bit Adder Multiplier hardware on Digilent Basys 3

   Verilog 70 14

2. PmodPmodPublic

   Collection of simple interfaces for Digilent Pmods

   Verilog 9 4

3. Digital_ClockDigital_ClockPublic

   Verilog code for a digital clock

   Verilog 8 2

4. Carry-Save-MultiplierCarry-Save-MultiplierPublic

   Parameterized and 4-bit carry save multiplier design

   Verilog 6 1

5. Verilog-Utilty-ModulesVerilog-Utilty-ModulesPublic

   Collection of utility modules written in Verilog

   Verilog 6 2

6. Integer-Multiplier-Hardware-ParameterizedInteger-Multiplier-Hardware-ParameterizedPublic

   Source code for pure combinational 16 bit integer multiplier hardware

   Verilog 5 3