- Notifications
You must be signed in to change notification settings - Fork1k
support the new stm32L5xx serie#1249
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to ourterms of service andprivacy statement. We’ll occasionally send you account related emails.
Already on GitHub?Sign in to your account
Uh oh!
There was an error while loading.Please reload this page.
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others.Learn more.
[L5] sort version.md files commit have to be split and merged with the HAL and CMSIS.
Uh oh!
There was an error while loading.Please reload this page.
FRASTM commentedDec 3, 2020 • edited
Loading Uh oh!
There was an error while loading.Please reload this page.
edited
Uh oh!
There was an error while loading.Please reload this page.
[L5] sort version.md files commit be splitted and merged with the HAL and CMSIS |
f1fe6ed
tob0e1812
Comparechange the |
f5ebdaf
to6a79516
CompareUh oh!
There was an error while loading.Please reload this page.
Uh oh!
There was an error while loading.Please reload this page.
setting the Vddio2 Independent I/Os supply is required to have LPUART1 Tx/Rx pins on PG7/PG8 |
rebase |
Included in STM32CubeL5 FW v1.3.1Signed-off-by: Francois Ramu <francois.ramu@st.com>
Included in STM32CubeL5 FW v1.3.1Signed-off-by: Francois Ramu <francois.ramu@st.com>
Signed-off-by: Francois Ramu <francois.ramu@st.com>
CMSIS Cortex-M33 Device Peripheral Access Layer System Source Fileto be used in non-secure application when the system implementsthe TrustZone-M security.Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Signed-off-by: Francois Ramu <francois.ramu@st.com>Co-authored-by: Frederic.Pillon <frederic.pillon@st.com>
Signed-off-by: Francois Ramu <francois.ramu@st.com>Co-authored-by: Frederic.Pillon <frederic.pillon@st.com>
Similar to the STM32L4xx serieSigned-off-by: Francois Ramu <francois.ramu@st.com>
This bit is mandatory to use PG[15:2]. Especially for LPUART1 TxRx pins.This bit of the PWR CR2 is used to validate the VDDIO2 supply forelectrical and logical isolation purpose.Signed-off-by: Francois Ramu <francois.ramu@st.com>
Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others.Learn more.
LGTM
Uh oh!
There was an error while loading.Please reload this page.
add the new stm32L5xx series of Ultra-low-power MCUs
Ultra-low-power with FPU Arm Cortex-M33 with Trust Zone, MCU 110 MHz with 512 kbytes of Flash .
https://www.st.com/en/microcontrollers-microprocessors/stm32l5-series.html
Note thatTZ mode is not supported in this PR (TZEN = 0)
FromSTM32CubeL5 release 1.3.1
Signed-off-by: Francois Ramufrancois.ramu@st.com