|
| 1 | +/* |
| 2 | + ******************************************************************************* |
| 3 | + * Copyright (c) 2023, STMicroelectronics |
| 4 | + * All rights reserved. |
| 5 | + * |
| 6 | + * This software component is licensed by ST under BSD 3-Clause license, |
| 7 | + * the "License"; You may not use this file except in compliance with the |
| 8 | + * License. You may obtain a copy of the License at: |
| 9 | + * opensource.org/licenses/BSD-3-Clause |
| 10 | + * |
| 11 | + ******************************************************************************* |
| 12 | + */ |
| 13 | +/* |
| 14 | + * Automatically generated from STM32WL54JCIx.xml, STM32WL55JCIx.xml |
| 15 | + * STM32WLE4J8Ix.xml, STM32WLE4JBIx.xml |
| 16 | + * STM32WLE4JCIx.xml, STM32WLE5J8Ix.xml |
| 17 | + * STM32WLE5JBIx.xml, STM32WLE5JCIx.xml |
| 18 | + * CubeMX DB release 6.0.80 |
| 19 | + */ |
| 20 | +#if defined(ARDUINO_LORA_E5_MINI) |
| 21 | +#include"Arduino.h" |
| 22 | +#include"PeripheralPins.h" |
| 23 | + |
| 24 | +/* ===== |
| 25 | + * Notes: |
| 26 | + * - The pins mentioned Px_y_ALTz are alternative possibilities which use other |
| 27 | + * HW peripheral instances. You can use them the same way as any other "normal" |
| 28 | + * pin (i.e. analogWrite(PA7_ALT1, 128);). |
| 29 | + * |
| 30 | + * - Commented lines are alternative possibilities which are not used per default. |
| 31 | + * If you change them, you will have to know what you do |
| 32 | + * ===== |
| 33 | + */ |
| 34 | + |
| 35 | +//*** ADC *** |
| 36 | + |
| 37 | +#ifdefHAL_ADC_MODULE_ENABLED |
| 38 | +WEAKconstPinMapPinMap_ADC[]= { |
| 39 | + {PA_10,ADC1,STM_PIN_DATA_EXT(STM_MODE_ANALOG,GPIO_NOPULL,0,6,0)},// ADC_IN6 |
| 40 | +// {PA_11, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 7, 0)}, // ADC_IN7 |
| 41 | +// {PA_12, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 8, 0)}, // ADC_IN8 |
| 42 | + {PA_13,ADC1,STM_PIN_DATA_EXT(STM_MODE_ANALOG,GPIO_NOPULL,0,9,0)},// ADC_IN9 |
| 43 | + {PA_14,ADC1,STM_PIN_DATA_EXT(STM_MODE_ANALOG,GPIO_NOPULL,0,10,0)},// ADC_IN10 |
| 44 | + {PA_15,ADC1,STM_PIN_DATA_EXT(STM_MODE_ANALOG,GPIO_NOPULL,0,11,0)},// ADC_IN11 |
| 45 | +// {PB_1, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 5, 0)}, // ADC_IN5 |
| 46 | +// {PB_2, ADC1, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 4, 0)}, // ADC_IN4 |
| 47 | + {PB_3,ADC1,STM_PIN_DATA_EXT(STM_MODE_ANALOG,GPIO_NOPULL,0,2,0)},// ADC_IN2 |
| 48 | + {PB_4,ADC1,STM_PIN_DATA_EXT(STM_MODE_ANALOG,GPIO_NOPULL,0,3,0)},// ADC_IN3 |
| 49 | + {PB_13,ADC1,STM_PIN_DATA_EXT(STM_MODE_ANALOG,GPIO_NOPULL,0,0,0)},// ADC_IN0 |
| 50 | + {PB_14,ADC1,STM_PIN_DATA_EXT(STM_MODE_ANALOG,GPIO_NOPULL,0,1,0)},// ADC_IN1 |
| 51 | + {NC,NP,0} |
| 52 | +}; |
| 53 | +#endif |
| 54 | + |
| 55 | +//*** DAC *** |
| 56 | + |
| 57 | +#ifdefHAL_DAC_MODULE_ENABLED |
| 58 | +WEAKconstPinMapPinMap_DAC[]= { |
| 59 | + {PA_10,DAC1,STM_PIN_DATA_EXT(STM_MODE_ANALOG,GPIO_NOPULL,0,1,0)},// DAC_OUT1 |
| 60 | + {NC,NP,0} |
| 61 | +}; |
| 62 | +#endif |
| 63 | + |
| 64 | +//*** I2C *** |
| 65 | + |
| 66 | +#ifdefHAL_I2C_MODULE_ENABLED |
| 67 | +WEAKconstPinMapPinMap_I2C_SDA[]= { |
| 68 | + {PA_10,I2C1,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C1)}, |
| 69 | +// {PA_11, I2C2, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C2)}, |
| 70 | + {PA_15,I2C2,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C2)}, |
| 71 | + {PB_4,I2C3,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C3)}, |
| 72 | + {PB_7,I2C1,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C1)}, |
| 73 | + {PB_9,I2C1,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C1)}, |
| 74 | +// {PB_11, I2C3, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C3)}, |
| 75 | + {PB_14,I2C3,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C3)}, |
| 76 | + {PC_1,I2C3,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C3)}, |
| 77 | + {NC,NP,0} |
| 78 | +}; |
| 79 | +#endif |
| 80 | + |
| 81 | +#ifdefHAL_I2C_MODULE_ENABLED |
| 82 | +WEAKconstPinMapPinMap_I2C_SCL[]= { |
| 83 | +// {PA_7, I2C3, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C3)}, |
| 84 | + {PA_9,I2C1,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C1)}, |
| 85 | +// {PA_12, I2C2, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C2)}, |
| 86 | + {PB_6,I2C1,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C1)}, |
| 87 | +// {PB_8, I2C1, STM_PIN_DATA(STM_MODE_AF_OD, GPIO_NOPULL, GPIO_AF4_I2C1)}, |
| 88 | + {PB_10,I2C3,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C3)}, |
| 89 | + {PB_13,I2C3,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C3)}, |
| 90 | + {PB_15,I2C2,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C2)}, |
| 91 | + {PC_0,I2C3,STM_PIN_DATA(STM_MODE_AF_OD,GPIO_NOPULL,GPIO_AF4_I2C3)}, |
| 92 | + {NC,NP,0} |
| 93 | +}; |
| 94 | +#endif |
| 95 | + |
| 96 | +//*** TIM *** |
| 97 | + |
| 98 | +#ifdefHAL_TIM_MODULE_ENABLED |
| 99 | +WEAKconstPinMapPinMap_TIM[]= { |
| 100 | + {PA_0,TIM2,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM2,1,0)},// TIM2_CH1 |
| 101 | +// {PA_1, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 2, 0)}, // TIM2_CH2 |
| 102 | + {PA_2,TIM2,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM2,3,0)},// TIM2_CH3 |
| 103 | + {PA_3,TIM2,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM2,4,0)},// TIM2_CH4 |
| 104 | +// {PA_5, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 1, 0)}, // TIM2_CH1 |
| 105 | +// {PA_6, TIM16, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF14_TIM16, 1, 0)}, // TIM16_CH1 |
| 106 | +// {PA_7, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 1)}, // TIM1_CH1N |
| 107 | +// {PA_7_ALT1, TIM17, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF14_TIM17, 1, 0)}, // TIM17_CH1 |
| 108 | +// {PA_8, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 0)}, // TIM1_CH1 |
| 109 | + {PA_9,TIM1,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM1,2,0)},// TIM1_CH2 |
| 110 | + {PA_10,TIM1,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM1,3,0)},// TIM1_CH3 |
| 111 | +// {PA_11, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 4, 0)}, // TIM1_CH4 |
| 112 | + {PA_15,TIM2,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM2,1,0)},// TIM2_CH1 |
| 113 | + {PB_3,TIM2,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM2,2,0)},// TIM2_CH2 |
| 114 | + {PB_6,TIM16,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF14_TIM16,1,1)},// TIM16_CH1N |
| 115 | + {PB_7,TIM17,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF14_TIM17,1,1)},// TIM17_CH1N |
| 116 | +// {PB_8, TIM1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 2, 1)}, // TIM1_CH2N |
| 117 | +// {PB_8_ALT1, TIM16, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF14_TIM16, 1, 0)}, // TIM16_CH1 |
| 118 | + {PB_9,TIM1,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM1,3,1)},// TIM1_CH3N |
| 119 | + {PB_9_ALT1,TIM17,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF14_TIM17,1,0)},// TIM17_CH1 |
| 120 | + {PB_10,TIM2,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM2,3,0)},// TIM2_CH3 |
| 121 | +// {PB_11, TIM2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 4, 0)}, // TIM2_CH4 |
| 122 | + {PB_13,TIM1,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM1,1,1)},// TIM1_CH1N |
| 123 | + {PB_14,TIM1,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM1,2,1)},// TIM1_CH2N |
| 124 | + {PB_15,TIM1,STM_PIN_DATA_EXT(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF1_TIM1,3,1)},// TIM1_CH3N |
| 125 | + {NC,NP,0} |
| 126 | +}; |
| 127 | +#endif |
| 128 | + |
| 129 | +//*** UART *** |
| 130 | + |
| 131 | +#ifdefHAL_UART_MODULE_ENABLED |
| 132 | +WEAKconstPinMapPinMap_UART_TX[]= { |
| 133 | + {PA_2,LPUART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF8_LPUART1)}, |
| 134 | + {PA_2_ALT1,USART2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF7_USART2)}, |
| 135 | + {PA_9,USART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF7_USART1)}, |
| 136 | + {PB_6,USART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF7_USART1)}, |
| 137 | +// {PB_11, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_LPUART1)}, |
| 138 | + {PC_1,LPUART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF8_LPUART1)}, |
| 139 | + {NC,NP,0} |
| 140 | +}; |
| 141 | +#endif |
| 142 | + |
| 143 | +#ifdefHAL_UART_MODULE_ENABLED |
| 144 | +WEAKconstPinMapPinMap_UART_RX[]= { |
| 145 | + {PA_3,LPUART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF8_LPUART1)}, |
| 146 | + {PA_3_ALT1,USART2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF7_USART2)}, |
| 147 | + {PA_10,USART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF7_USART1)}, |
| 148 | + {PB_7,USART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF7_USART1)}, |
| 149 | + {PB_10,LPUART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF8_LPUART1)}, |
| 150 | + {PC_0,LPUART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF8_LPUART1)}, |
| 151 | + {NC,NP,0} |
| 152 | +}; |
| 153 | +#endif |
| 154 | + |
| 155 | +#ifdefHAL_UART_MODULE_ENABLED |
| 156 | +WEAKconstPinMapPinMap_UART_RTS[]= { |
| 157 | +// {PA_1, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_LPUART1)}, |
| 158 | +// {PA_1_ALT1, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)}, |
| 159 | +// {PA_12, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)}, |
| 160 | +// {PB_1, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_LPUART1)}, |
| 161 | + {PB_3,USART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF7_USART1)}, |
| 162 | +// {PB_12, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_LPUART1)}, |
| 163 | + {NC,NP,0} |
| 164 | +}; |
| 165 | +#endif |
| 166 | + |
| 167 | +#ifdefHAL_UART_MODULE_ENABLED |
| 168 | +WEAKconstPinMapPinMap_UART_CTS[]= { |
| 169 | +// {PA_0, USART2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)}, |
| 170 | +// {PA_6, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_LPUART1)}, |
| 171 | +// {PA_11, USART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)}, |
| 172 | + {PB_4,USART1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF7_USART1)}, |
| 173 | +// {PB_13, LPUART1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF8_LPUART1)}, |
| 174 | + {NC,NP,0} |
| 175 | +}; |
| 176 | +#endif |
| 177 | + |
| 178 | +//*** SPI *** |
| 179 | + |
| 180 | +#ifdefHAL_SPI_MODULE_ENABLED |
| 181 | +WEAKconstPinMapPinMap_SPI_MOSI[]= { |
| 182 | +// {PA_7, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
| 183 | + {PA_7,SUBGHZSPI,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_NOPULL,GPIO_AF13_DEBUG_SUBGHZSPI)}, |
| 184 | + {PA_10,SPI2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF5_SPI2)}, |
| 185 | +// {PA_12, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
| 186 | +// {PB_5, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
| 187 | + {PB_15,SPI2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF5_SPI2)}, |
| 188 | + {PC_1,SPI2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF3_SPI2)}, |
| 189 | +// {PC_3, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
| 190 | + {NC,NP,0} |
| 191 | +}; |
| 192 | +#endif |
| 193 | + |
| 194 | +#ifdefHAL_SPI_MODULE_ENABLED |
| 195 | +WEAKconstPinMapPinMap_SPI_MISO[]= { |
| 196 | +// {PA_5, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_SPI2)}, |
| 197 | +// {PA_6, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
| 198 | + {PA_6,SUBGHZSPI,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_NOPULL,GPIO_AF13_DEBUG_SUBGHZSPI)}, |
| 199 | +// {PA_11, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
| 200 | + {PB_4,SPI1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF5_SPI1)}, |
| 201 | + {PB_14,SPI2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF5_SPI2)}, |
| 202 | +// {PC_2, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
| 203 | + {NC,NP,0} |
| 204 | +}; |
| 205 | +#endif |
| 206 | + |
| 207 | +#ifdefHAL_SPI_MODULE_ENABLED |
| 208 | +WEAKconstPinMapPinMap_SPI_SCLK[]= { |
| 209 | +// {PA_1, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
| 210 | +// {PA_5, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
| 211 | + {PA_5,SUBGHZSPI,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_NOPULL,GPIO_AF13_DEBUG_SUBGHZSPI)}, |
| 212 | +// {PA_8, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
| 213 | + {PA_9,SPI2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF5_SPI2)}, |
| 214 | + {PB_3,SPI1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF5_SPI1)}, |
| 215 | + {PB_10,SPI2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF5_SPI2)}, |
| 216 | + {PB_13,SPI2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF5_SPI2)}, |
| 217 | + {NC,NP,0} |
| 218 | +}; |
| 219 | +#endif |
| 220 | + |
| 221 | +#ifdefHAL_SPI_MODULE_ENABLED |
| 222 | +WEAKconstPinMapPinMap_SPI_SSEL[]= { |
| 223 | +// {PA_4, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
| 224 | + {PA_4,SUBGHZSPI,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_NOPULL,GPIO_AF13_DEBUG_SUBGHZSPI)}, |
| 225 | + {PA_9,SPI2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF3_SPI2)}, |
| 226 | + {PA_15,SPI1,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF5_SPI1)}, |
| 227 | +// {PB_2, SPI1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI1)}, |
| 228 | + {PB_9,SPI2,STM_PIN_DATA(STM_MODE_AF_PP,GPIO_PULLUP,GPIO_AF5_SPI2)}, |
| 229 | +// {PB_12, SPI2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF5_SPI2)}, |
| 230 | + {NC,NP,0} |
| 231 | +}; |
| 232 | +#endif |
| 233 | + |
| 234 | +//*** No CAN *** |
| 235 | + |
| 236 | +//*** No ETHERNET *** |
| 237 | + |
| 238 | +//*** No QUADSPI *** |
| 239 | + |
| 240 | +//*** No USB *** |
| 241 | + |
| 242 | +//*** No SD *** |
| 243 | + |
| 244 | +#endif/* ARDUINO_LORA_E5_MINI */ |