You signed in with another tab or window.Reload to refresh your session.You signed out in another tab or window.Reload to refresh your session.You switched accounts on another tab or window.Reload to refresh your session.Dismiss alert
*||-- hdl:| | HDL (Verilog/VHDL) cores related to the BPM.| || |-- ip_cores:| | | Third party reusable modules, primarily Open hardware| | | modules (http://www.ohwr.org).| | || | |-- etherbone-core:| | | Connects two Wishbone buses, either a true hardware bus| | | or emulated software bus, through Ethernet.| | |-- general-cores (fork from original project):| | General reusable modules.| || |-- modules:| | | Modules specific to BPM hardware.| | || | |-- custom_common:| | | Common (reusable) modules to BPM hardware and possibly| | | to other designs.| | |-- custom_wishbone:| | Wishbone modules to BPM hardware.| || |-- platform:| | Platform-specific code, such as Xilinx Chipscope wrappers.| || |-- sim:| | Generic simulation files, reusable Bus Functional Modules (BFMs),| | constants definitions.| || |-- syn:| | Synthesis specific files (user constraints files and top design| | specification).| || |-- testbench:| | Testbenches for modules and top level designs. May use modules| | defined elsewhere (specific within the 'sim" directory).| || |-- top:| Top design modules.
Cloning Instructions
This repository makes use of git submodules, located at 'hdl/ip_cores' folder:hdl/ip_cores/general-coreshdl/ip_cores/etherbone-corehdl/ip_cores/dsp-coreshdl/ip_cores/infra-cores
To clone the whole repository use the following command:
Go to a testbench directory. It must have a top manifest file:
cd hdl/testbench/path_to_testbench
Run the following commands. You must have hdlmake command availablein your PATH environment variable.
Create the simualation makefile
hdlmake
Compile the project
make
Execute the simulation with GUI and aditional commands
vsim -do run.do &
Synthesis Instructions
Go to a syn directory. It must have a synthesis manifest file:
cd hdl/syn/path_to_syn_design
Run the following commands. You must have hdlmake command availablein your PATH environment variable.
./build_bitstream_local.sh
Known Issues
wb_fmc150/sim/: This folder containts behavioral simulation modelsfor memories (ROMs). However, the xilinx initialization file (.mif)paths are absolute to a specific machine! You either have to changethe path to match your machine or figure a way to specifies a relativepath (specifiying only the name of the mif file does not work as thesimulator is not called within this folder). Try a relative path basedon the simulation folder.
About
Repository containing the gateware for the Beam Position Monitor project