forked fromllvm/torch-mlir
- Notifications
You must be signed in to change notification settings - Fork5
Commit94f11f1
authored
Bump externals/llvm-project from
Bumps [externals/llvm-project](https://github.com/Xilinx/llvm-aie) from `d21b5c8` to `c31e470`.- [Release notes](https://github.com/Xilinx/llvm-aie/releases)- [Commits](Xilinx/llvm-aie@d21b5c8...c31e470)---updated-dependencies:- dependency-name: externals/llvm-project dependency-version: c31e470e0ee34da33ad1097edbabc94741f45a4e dependency-type: direct:production...Signed-off-by: dependabot[bot] <support@github.com>d21b5c8 toc31e4701 parent4ba4a75 commit94f11f1
1 file changed
+1
-1
lines changedSubmodulellvm-project updated37 files
- llvm/include/llvm/CodeGen/RegisterClassInfo.h+6
- llvm/include/llvm/CodeGen/TargetRegisterInfo.h+11-3
- llvm/include/llvm/Target/Target.td+4-1
- llvm/lib/CodeGen/MachineScheduler.cpp+4-1
- llvm/lib/CodeGen/RegisterPressure.cpp+50-6
- llvm/lib/CodeGen/TargetRegisterInfo.cpp+9-4
- llvm/lib/Target/AIE/AIEBaseInstrInfo.td+11-2
- llvm/lib/Target/AIE/AIEWawRegRewriter.cpp+16
- llvm/lib/Target/AIE/Disassembler/AIEBaseDisassembler.h+10-6
- llvm/lib/Target/AIE/MCTargetDesc/AIEBaseMCCodeEmitter.h+17-7
- llvm/lib/Target/AIE/aie2p/AIE2PInstrInfo.cpp+46-2
- llvm/lib/Target/AIE/aie2p/AIE2PInstrInfo.td+3-1
- llvm/lib/Target/AIE/aie2p/AIE2PRegisterInfo.cpp+6
- llvm/lib/Target/AIE/aie2p/AIE2PRegisterInfo.td+5-1
- llvm/test/CodeGen/AIE/aie2p/end-to-end/add-att-broadcasting.ll+21-21
- llvm/test/CodeGen/AIE/aie2p/end-to-end/conv2d-dw-bf16.ll+30-30
- llvm/test/CodeGen/AIE/aie2p/end-to-end/conv2d_bfp16_convert.ll+16-16
- llvm/test/CodeGen/AIE/aie2p/end-to-end/conv2d_bfp16_kernel_red.ll+50-50
- llvm/test/CodeGen/AIE/aie2p/end-to-end/gelu-templated.ll+32-32
- llvm/test/CodeGen/AIE/aie2p/end-to-end/gemm-bfp16.ll+68-68
- llvm/test/CodeGen/AIE/aie2p/end-to-end/ore-hardware-loops.ll+37-37
- llvm/test/CodeGen/AIE/aie2p/end-to-end/sigmoid_int8_1.ll+112
- llvm/test/CodeGen/AIE/aie2p/load-store-unaligned.ll+61-56
- llvm/test/CodeGen/AIE/aie2p/ra/reg-coalescing-regression.mir+79
- llvm/test/CodeGen/AIE/aie2p/ra/spill-vec-acc.mir+116
- llvm/test/CodeGen/AIE/aie2p/ra/waw_reg_renaming.mir+17-17
- llvm/test/CodeGen/AIE/aie2p/ra/waw_reg_renaming_block_spill.mir+18-18
- llvm/test/CodeGen/AIE/aie2p/ra/waw_reg_renaming_latencyaware.mir+28-28
- llvm/test/CodeGen/AIE/aie2p/schedule/postpipeliner/end-to-end.ll+17-17
- llvm/test/CodeGen/AIE/aie2p/schedule/postpipeliner/reduce-mean-templated.ll+13-13
- llvm/test/CodeGen/AIE/aie2p/schedule/pre_ra/sched-regression-ignore-reg-class.mir+72
- llvm/test/CodeGen/AIE/hardware-loops/loop-with-call.ll+4-4
- llvm/test/CodeGen/AIE/schedule/sched-initialize-topscb-once.ll+15-15
- llvm/unittests/CodeGen/MFCommon.inc+9-4
- llvm/utils/TableGen/Common/CodeGenRegisters.cpp+26-1
- llvm/utils/TableGen/Common/CodeGenRegisters.h+16
- llvm/utils/TableGen/RegisterInfoEmitter.cpp+23-1
0 commit comments
Comments
(0)