Movatterモバイル変換


[0]ホーム

URL:


Jump to content
WikipediaThe Free Encyclopedia
Search

Tremont (microarchitecture)

From Wikipedia, the free encyclopedia
CPU microarchitecture
Tremont
General information
Product code
  • 80691 (Lakefield)
  • 80697 (Jasper Lake)
Physical specifications
Cores
  • 4–24
Architecture and classification
Technology node10 nm
Instruction setx86-16,IA-32,x86-64
Extensions
Products, models, variants
Model
    • Pentium
    • Celeron
    • Atom
History
PredecessorGoldmont Plus
SuccessorGracemont[1]

Tremont is amicroarchitecture for low-powerAtom,Celeron andPentium Silver branded processors used insystems on a chip (SoCs) made byIntel. It is the successor toGoldmont Plus.[2] Intel officially launched Elkhart Lake platform with 10 nm Tremont core on September 23, 2020.[3] Intel officially launched Jasper Lake platform with 10 nm Tremont core on January 11, 2021.[4]

Design

[edit]

Tremont is the third generationout-of-order low-powerAtom microarchitecture designed for entry-level desktop and notebook computers. Tremont is built on the 10 nm manufacturing process and supports up to 24 cores.[5] It includes theIntel Gen11 graphics architecture fromIce Lake.

Tremont microarchitecture provides the following enhancements overGoldmont Plus:

  • Enhancedbranch-prediction unit.
    • Increased capacity with improved path-based conditional and indirect prediction.
    • New committed return stack buffer.
  • Novel clustered 6-wide out-of-order front-end fetch and decode pipeline.
    • Banked ICache with dual 16B reads.
    • Two 3-wide decode clusters enabling up to 6 instructions per cycle.
  • Deeper back-end out-of-order windows.
  • 32 KB[a] data cache.
  • Larger load and store buffers.
  • Dual generic load and store execution pipes capable of 2 loads, 2 stores, or 1 load and 1 store per cycle.
  • Dedicated integer and vector integer/floating point store data ports.
  • New and improved cryptography.
    • New Galois-field instructions (GFNI).
    • Dual AES units.
    • Enhanced SHA-NI implementation.
    • Faster PCLMULQDQ.
  • Support for user level low-power and low-latency spin-loop instructions UMWAIT/UMONITOR and TPAUSE.

Technology

[edit]
See also:Intel HD and Iris Graphics

List of Tremont processors

[edit]

Mobile processors (Jasper Lake)

[edit]

List of mobile processors as follows:[8]

Target
segment
Cores
(threads)
Processor
branding & model
GPU modelTDPSDPCPUclock rateGraphics clock rateL2
cache

[MB]

L3
cache

[MB]

Release
date
Price
(USD)
BaseTurboNormalTurbo
Mobile4 (4)Pentium SilverN6005UHD Graphics32 EU10 WN/a2.0 GHz3.3 GHz450 MHz900 MHz1.5 MB4 MBQ1 2021
N60006 W4.8 W1.1 GHz350 MHz850 MHz
CeleronN510524 EU10 WN/a2.0 GHz2.9 GHz450 MHz800 MHz
N51006 W4.8 W1.1 GHz2.8 GHz350 MHz
N509516 EU15 WN/a2.0 GHz2.9 GHz450 MHz750 MHz
2 (2)N450516 EU10 W2.0 GHz2.9 GHz450 MHz
N45006 W4.8 W1.1 GHz2.8 GHz350 MHz

Mobile processors (Lakefield)

[edit]

Pentacore Lakefield CPU consists of 1 "big"Sunny Cove core and 4 "little" Tremont cores. AVX support on Sunny Cove (still physically present) is disabled to match Tremont core.

Target
segment
Cores
(threads)
Processor
branding & model
GPU modelTDPCPUclock rateGraphics clock rateL2
cache

[MB]

Release
date
Price
(USD)
BaseTurboNormalTurbo
Mobile1+4 (5)Core i5L16G7UHD Graphics64 EU7 W1.4 GHz3.0 GHz200 MHz500 MHz1.5 + 4
  (L3)
Q2 2020$281
Core i3L13G4UHD Graphics48 EU0.8 GHz2.8 GHz

Server processors (Parker Ridge)

[edit]

Processors for base transceiver stations (Snow Ridge)

[edit]

These processors are exclusively produced for cell phone radio manufacturers.[9]

Target
segment
Cores
(threads)
Processor
branding & model
TDPCPUClock rateL2
cache

[MB]

Release
date
Price
(USD)
Base
Server24 (24)Atom PP5962BUnknown2.2 GHz27Q1 2020Unknown
P536283 WQ2 2022$708
20 (20)P575274.5 W22.5Q2 2022$763
P535278 WQ2 2022$654
16 (16)P574267 W18Q2 2022$752
P534271 W$632
P5942BUnknownQ1 2020Unknown
12 (12)P573154.5 W13.5Q2 2022$561
P533261 WQ2 2022$448
P5931BUnknownQ1 2020Unknown
8 (8)P572148 W9Q2 2022$392
P532255 WQ2 2022$352
8 (8)P5921BUnknownQ1 2020Unknown

Embedded processors (Elkhart Lake)

[edit]

List of embedded processors as follows:[10]

Target
segment
Cores (threads)Processor
branding & model
GPU

model

TDPCPU clock rateGraphics clock rateL2 cache

[MB]

MemoryRelease dateRelease
price (USD)
BaseTurboBaseTurbo
Embedded4 (4)PentiumJ6426UHD Graphics32 EU10 W1.8 GHz3.0 GHz400 MHz850 MHz1.5 MB4 × LPDDR4X-4267

2 × DDR4-3200

Q1 2021
N641516 EU6.5 W1.2 GHz350 MHz800 MHz
CeleronJ641310 W1.8 GHz400 MHz
J64122.0 GHz2.6 GHz
2 (2)N62116.5 W1.2 GHz3.0 GHz250 MHz750 MHz
4 (4)Atomx6425RE32 EU12 W1.9 GHzN/a400 MHzN/a
x6427FE
x6425E1.8 GHz3.0 GHz500 MHz750 MHz
x6413E16 EU9 W1.5 GHz
x6414REN/a400 MHzN/a
x6416RE1.7 GHz450 MHz4 × LPDDR4X-3200

2 × DDR4-3200

Q1 2023
2 (2)x6214RE6 W1.4 GHz400 MHz
x6212RE1.2 GHz350 MHz4 × LPDDR4X-4267

2 × DDR4-3200

Q1 2021
x6211E3.0 GHz750 MHz
x6200FEN/a4.5 W1.0 GHzN/a1 MB

See also

[edit]

Notes

[edit]
  1. ^abTransistorized memory, such as RAM, ROM, flash and cache sizes as well as file sizes are specified usingbinary meanings for K (10241), M (10242), G (10243), etc.

References

[edit]
  1. ^"Gracemont".Gracemont – Microarchitectures – Intel. WikiChip.org. Retrieved29 March 2020.
  2. ^"Intel Introduces Tremont Microarchitecture".Intel Newsroom.
  3. ^"IoT-Enhanced Processors Increase Performance, AI, Security".
  4. ^"CES 2021: Intel Announces Four New Processor Families".
  5. ^Cutress, Dr Ian."Intel's new Atom Microarchitecture: The Tremont Core in Lakefield".AnandTech. Archived fromthe original on October 25, 2019. Retrieved2019-10-24.
  6. ^"Intel® Processor Graphics Gen11 Architecture"(PDF).software.intel.com. Retrieved2024-07-26.
  7. ^"Developer and Optimization Guide for Intel® Processor Graphics Gen11 API".software.intel.com. November 25, 2019.
  8. ^"Products formerly Jasper Lake". Intel. Retrieved22 June 2021.
  9. ^"Intel Atom® Processor P Series Product Specifications". Retrieved16 June 2024.
  10. ^"Products formerly Elkhart Lake".
Lists
Microarchitectures
IA-32 (32-bit x86)
x86-64 (64-bit)
x86ULV
Current products
x86-64 (64-bit)
Discontinued
BCD oriented (4-bit)
pre-x86 (8-bit)
Earlyx86 (16-bit)
x87 (externalFPUs)
8/16-bit databus
8087 (1980)
16-bit databus
80C187
80287
80387SX
32-bit databus
80387DX
80487
IA-32 (32-bit x86)
x86-64 (64-bit)
Other
Related
Intel CPU core roadmaps fromP6 to Panther Lake
Atom (ULV)Node namePentium/Core
Microarch.StepMicroarch.Step
600 nmP6Pentium Pro
(133 MHz)
500 nmPentium Pro
(150 MHz)
350 nmPentium Pro
(166–200 MHz)
Klamath
250 nmDeschutes
KatmaiNetBurst
180 nmCoppermineWillamette
130 nmTualatinNorthwood
Pentium MBaniasNetBurst(HT)NetBurst(×2)
90 nmDothanPrescottPrescott‑2MSmithfield
TejasCedarmill (Tejas)
65 nmYonahNehalem (NetBurst)Cedar MillPresler
CoreMerom4 cores on mainstream desktop,DDR3 introduced
BonnellBonnell45 nmPenryn
NehalemNehalemHT reintroduced, integratedMC, PCH
L3-cache introduced, 256 KB L2-cache/core
Saltwell32 nmWestmereIntroduced GPU on same package andAES-NI
Sandy BridgeSandy BridgeOn-die ring bus, no more non-UEFI motherboards
SilvermontSilvermont22 nmIvy Bridge
HaswellHaswellFully integrated voltage regulator
Airmont14 nmBroadwell
SkylakeSkylakeDDR4 introduced on mainstream desktop
GoldmontGoldmontKaby Lake
Coffee Lake6 cores on mainstream desktop
Amber LakeMobile-only
Goldmont PlusGoldmont PlusWhiskey LakeMobile-only
Coffee Lake Refresh8 cores on mainstream desktop
Comet Lake10 cores on mainstream desktop
Sunny CoveCypress Cove (Rocket Lake)Backported Sunny Cove microarchitecture for 14 nm
TremontTremont10 nmSkylakePalm Cove (Cannon Lake)Mobile-only
Sunny CoveSunny Cove (Ice Lake)512 KB L2-cache/core
Willow Cove (Tiger Lake)Xe graphics engine
GracemontGracemontIntel 7
(10 nm ESF)
Golden CoveGolden Cove (Alder Lake)Hybrid, DDR5, PCIe 5.0
Raptor Cove (Raptor Lake)
CrestmontCrestmontIntel 4Redwood CoveMeteor LakeMobile-only
NPU,chiplet architecture
Intel 3Arrow Lake-U
SkymontSkymontN3B (TSMC)Lion CoveLunar LakeLow power mobile only (9–30 W)
Arrow Lake
DarkmontDarkmontIntel 18ACougar CovePanther Lake
  • Strike-through indicates cancelled processors
  • Bold names are microarchitectures
  • Italic names are future processors
Retrieved from "https://en.wikipedia.org/w/index.php?title=Tremont_(microarchitecture)&oldid=1332958806"
Categories:
Hidden categories:

[8]ページ先頭

©2009-2026 Movatter.jp