Movatterモバイル変換


[0]ホーム

URL:


Jump to content
WikipediaThe Free Encyclopedia
Search

Synchronous Backplane Interconnect

From Wikipedia, the free encyclopedia
Internal processor-memory bus
The topic of this articlemay not meet Wikipedia'sgeneral notability guideline. Please help to demonstrate the notability of the topic by citingreliable secondary sources that areindependent of the topic and provide significant coverage of it beyond a mere trivial mention. If notability cannot be shown, the article is likely to bemerged,redirected, ordeleted.
Find sources: "Synchronous Backplane Interconnect" – news ·newspapers ·books ·scholar ·JSTOR
(June 2025) (Learn how and when to remove this message)

TheSynchronous Backplane Interconnect (SBI) was the internal processor-memory bus used by earlyVAX computers manufactured by theDigital Equipment Corporation ofMaynard, Massachusetts.[1]

The bus was implemented usingSchottkyTTL logic levels and allowedmultiprocessor operation.

References

[edit]
  1. ^Rus, Teodor; Rus, Daniela (1993).Systems Methodology for Software. Singapore ; River Edge, NJ: World Scientific. p. 151.ISBN 978-981-02-1254-4.
Key people
Instruction set
architectures
,
processors
PDP-11
VAX
Alpha
Other
Computer
terminals
Operating
systems
Programming
languages
Character sets
Bus standards
Otherhardware
Related topics
Stub icon

Thiscomputer hardware article is astub. You can help Wikipedia byadding missing information.

Retrieved from "https://en.wikipedia.org/w/index.php?title=Synchronous_Backplane_Interconnect&oldid=1317737959"
Categories:
Hidden categories:

[8]ページ先頭

©2009-2026 Movatter.jp