This articlerelies largely or entirely on asingle source. Relevant discussion may be found on thetalk page. Please helpimprove this article byintroducing citations to additional sources. Find sources: "Freescale 683XX" – news ·newspapers ·books ·scholar ·JSTOR(July 2018)

TheFreescale 683xx (formerlyMotorola 683xx) is a family of compatiblemicrocontrollers byFreescale that use aMotorola 68000-basedCPU core. The family was designed using ahardware description language, making the parts synthesizable, and amenable to improved fabrication processes, such as die shrinks.

There are two CPU cores used in the 683xx family: the68EC000 and the CPU32. The instruction set of the CPU32 core is similar to the68020 withoutbitfield instructions, and with a few instructions unique to the CPU32 core, such as table lookup and interpolate instructions, and a low-power stop mode.

The modules of the microcontroller were designed independently and released as new CPUs could be tested. This process let the architects perform "design-ahead" so that when silicon technologies were available, Motorola had designs ready to implement and go to market. Many of these submodules have been carried forward into theColdfire line of processors.

The microcontrollers consist of a series of modules, connected by an internal bus:

• A fully static CPU core, capable of running at any clock speed from dead stop to maximum rated speed (25 or 33 MHz).
• A CPU core designed to minimize transistors while maximizing performance.
• A high-speed clocked serial interface for debugging calledbackground debug mode (BDM). The 683xx-series was the first to have a clocked serial interface to the CPU to perform debugging. Now, many CPUs use a standard serial test interface, usuallyJTAG, for this purpose.
• The SIM (System Integration Module), which eliminates muchglue logic by providing chip selects and address decoding. The SIM also provides a clock generator, watchdogs for various system operations, configuration of processor pins, a periodic timer, and an interrupt controller.

Other modules available on various processors in the 683xx family are:

• The Timing Processor Unit (TPU), which performs almost any timing related task: timers, counters, proportional pulse width control, pulse width measurement, pulse generation, stepper motor controllers, quadrature detection, etc. Freescale gives the development system andcode away for free.
• An auxiliaryrandom-access memory (RAM) doubles as a programmable microcontroller store for the TPU.
• Some early models have two conventional counter-timers.
• A general purpose timer (GPT) module provides pulse accumulators, capture/compare, andpulse-width modulation capabilities.
• Some models have anetwork interface processor in the form of acommunication processor module (CPM) and serial communications controllers (SCC) which can be interfaced toEthernet orHDLC busses.
• Most models have a queued serial module (QSM) which provides both synchronousSerial Peripheral Interface (SPI), and logic-levelRS-232UART capabilities.

Motorola announced the 68341 and 68349 processors in 1993. The 68349, known as theDragon I was designed to run theMagic Cap platform fromGeneral Magic for use in personal communicator devices. The 68341 was aimed at home entertainment and educational systems such as thePhilipsCD-i and in low-cost, low-power solutions generally.^[1]

• QUICC (Quad Integrated Communications Controller)

• Freescale M683xx processors

• Freescale Semiconductor microcontrollers
• Motorola microcontrollers
• 68k microprocessors

• Articles with short description
• Short description matches Wikidata
• Articles needing additional references from July 2018
• All articles needing additional references