This articleneeds additional citations forverification. Please helpimprove this article byadding citations to reliable sources. Unsourced material may be challenged and removed. Find sources: "Complex programmable logic device" – news ·newspapers ·books ·scholar ·JSTOR(November 2013) (Learn how and when to remove this message)

Acomplex programmable logic device (CPLD) is aprogrammable logic device with complexity between that ofprogrammable array logic (PAL) andfield-programmable gate arrays (FPGA), and architectural features of both. The main building block of the CPLD is amacrocell, which contains logic implementingdisjunctive normal form expressions and more specialized logic operations.

Some of the CPLD features are in common with PALs:

• Non-volatile configuration memory. Unlike many FPGAs, an external configurationROM is not required, and the CPLD can function immediately on system start-up.
• For many legacy CPLD devices, routing constrains most logic blocks to have input and output signals connected to external pins, reducing opportunities for internal state storage and deeply layered logic. This is usually not a factor for larger CPLDs and newer CPLD product families.

Other features are in common with FPGAs:

• Large number of gates available. CPLDs typically have the equivalent of thousands to tens of thousands oflogic gates, allowing implementation of moderately complicated data processing devices. PALs typically have a few hundred gate equivalents at most, while FPGAs typically range from tens of thousands to several million.
• Some provisions for logic more flexible thansum-of-product expressions, including complicated feedback paths between macro cells, and specialized logic for implementing various commonly used functions, such asintegerarithmetic.

The most noticeable difference between a large CPLD and a small FPGA is the presence of on-chip non-volatile memory in the CPLD, which allows CPLDs to be used for "boot loader" functions, before handing over control to other devices not having their own permanent program storage. A good example is where a CPLD is used to load configuration data for an FPGA from non-volatile memory.^[1]

CPLDs were an evolutionary step from even smaller devices that preceded them:programmable logic arrays (PLA) (first shipped bySignetics) and PALs. These in turn were preceded bystandard logic products, which offered no programmability and were used to build logic functions by physically wiring several standard logic chips (or hundreds of them) together (usually with wiring on a printed circuit board or boards, but sometimes, especially for prototyping, usingwire wrap wiring).

The main distinction between FPGA and CPLD device architectures is that CPLDs are internally based on a collection of PLDs accompanied by a programmable interconnection structure, while FPGAs uselogic blocks.

• Language:
  • VHSIC Hardware Description Language (VHDL)
  • Verilog Hardware Description Language
  • Standard Test and Programming Language (JAM/STAPL)
• Manufacturers:
  • Altera (Now Intel)
  • Cypress Semiconductor
  • Lattice Semiconductor
  • Microchip Technology (subsumedAtmel)
  • Xilinx (Now AMD)
• Technology:
  • Application-specific integrated circuit (ASIC)
  • Erasable programmable logic device (EPLD)
  • Simple programmable logic device (SPLD)
  • Macrocell array
  • Programmable array logic (PAL)
  • Programmable logic array (PLA)
  • Programmable logic device (PLD)
  • Generic array logic (GAL)
  • Programmable electrically erasable logic (PEEL)
  • Field-programmable gate array (FPGA)

Wikimedia Commons has media related toComplex programmable logic devices.

• Gate arrays
• Hardware acceleration

• Articles needing additional references from November 2013
• All articles needing additional references
• Articles with short description
• Short description is different from Wikidata
• Commons category link is on Wikidata