Movatterモバイル変換

[0]ホーム

Jump to content

List of ARM processors

Edit links

From Wikipedia, the free encyclopedia

(Redirected fromARM2)

"ARM8" redirects here. For the ARMv8-A architecture, seeARMv8-A. For the ARMv8-R architecture, seeARMv8-R.

This is a list ofcentral processing units based on theARM family ofinstruction sets designed byARM Ltd. and third parties, sorted by version of the ARM instruction set, release and name. In 2005, ARM provided a summary of the numerous vendors who implement ARM cores in their design.^[1]Keil also provides a somewhat newer summary of vendors of ARM based processors.^[2] ARM further provides a chart^[3] displaying an overview of the ARM processor lineup with performance and functionality versus capabilities for the more recent ARM core families.

Processors

[edit]

Designed by ARM

[edit]

Product family	ARM architecture	Processor	Feature	Cache (I / D),MMU	TypicalMIPS @MHz	Reference
ARM1	ARMv1	ARM1	First implementation	None
ARM2	ARMv2	ARM2	ARMv2 added the MUL (multiply) instruction	None	0.33DMIPS/MHz
ARM2aS	ARMv2a	ARM250	IntegratedMEMC (MMU), graphics and I/O processor. ARMv2a added the SWP and SWPB (swap) instructions	None, MEMC1a
ARM2aS	ARMv2a	ARM3	First integrated memory cache	4 KB unified	0.50 DMIPS/MHz
ARM6	ARMv3	ARM60	ARMv3 first to support 32-bit memory address space (previously 26-bit). ARMv3M first added long multiply instructions (32x32=64).	None	10 MIPS @ 12 MHz
		ARM600	As ARM60, cache and coprocessor bus (for FPA10 floating-point unit)	4 KB unified	28 MIPS @ 33 MHz
		ARM610	As ARM60, cache, no coprocessor bus	4 KB unified	17 MIPS @ 20 MHz 0.65 DMIPS/MHz	^[4]
ARM7	ARMv3	ARM700	coprocessor bus (for FPA11 floating-point unit)	8 KB unified	40 MHz
		ARM710	As ARM700, no coprocessor bus	8 KB unified	40 MHz	^[5]
		ARM710a	As ARM710, also used as core of ARM7100	8 KB unified	40 MHz 0.68 DMIPS/MHz
ARM7T	ARMv4T	ARM7TDMI(-S)	3-stage pipeline, Thumb, ARMv4 first to drop legacy ARM26-bit addressing	None	15 MIPS @ 16.8 MHz 63 DMIPS @ 70 MHz
		ARM710T	As ARM7TDMI, cache	8 KB unified, MMU	36 MIPS @ 40 MHz
		ARM720T	As ARM7TDMI, cache	8 KB unified, MMU with FCSE (Fast Context Switch Extension)	60 MIPS @ 59.8 MHz
		ARM740T	As ARM7TDMI, cache	MPU
ARM7EJ	ARMv5TEJ	ARM7EJ-S	5-stage pipeline, Thumb, Jazelle DBX, enhanced DSP instructions	None
ARM8	ARMv4	ARM810	5-stage pipeline, static branch prediction, double-bandwidth memory	8 KB unified, MMU	84 MIPS @ 72 MHz 1.16 DMIPS/MHz	^[6]^[7]
ARM9T	ARMv4T	ARM9TDMI	5-stage pipeline, Thumb	None
		ARM920T	As ARM9TDMI, cache	16 KB / 16 KB, MMU with FCSE (Fast Context Switch Extension)	200 MIPS @ 180 MHz	^[8]
		ARM922T	As ARM9TDMI, caches	8 KB / 8 KB, MMU
		ARM940T	As ARM9TDMI, caches	4 KB / 4 KB, MPU
ARM9E	ARMv5TE	ARM946E-S	Thumb, enhanced DSP instructions, caches	Variable, tightly coupled memories, MPU
		ARM966E-S	Thumb, enhanced DSP instructions	No cache, TCMs
		ARM968E-S	As ARM966E-S	No cache, TCMs
	ARMv5TEJ	ARM926EJ-S	Thumb, Jazelle DBX, enhanced DSP instructions	Variable, TCMs, MMU	220 MIPS @ 200 MHz
	ARMv5TE	ARM996HS	Clockless processor, as ARM966E-S	No caches, TCMs, MPU
ARM10E	ARMv5TE	ARM1020E	6-stage pipeline, Thumb, enhanced DSP instructions, (VFP)	32 KB / 32 KB, MMU
	ARMv5TE	ARM1022E	As ARM1020E	16 KB / 16 KB, MMU
	ARMv5TEJ	ARM1026EJ-S	Thumb, Jazelle DBX, enhanced DSP instructions, (VFP)	Variable, MMU or MPU
ARM11	ARMv6	ARM1136J(F)-S	8-stage pipeline,SIMD, Thumb, Jazelle DBX, (VFP), enhanced DSP instructions,unaligned memory access	Variable, MMU	740 @ 532–665 MHz (i.MX31 SoC), 400–528 MHz	^[9]
	ARMv6T2	ARM1156T2(F)-S	9-stage pipeline,SIMD, Thumb-2, (VFP), enhanced DSP instructions	Variable, MPU		^[10]
	ARMv6Z	ARM1176JZ(F)-S	As ARM1136EJ(F)-S	Variable, MMU +TrustZone	965 DMIPS @ 772 MHz, up to 2,600 DMIPS with four processors	^[11]
	ARMv6K	ARM11MPCore	As ARM1136EJ(F)-S, 1–4 core SMP	Variable, MMU
SecurCore	ARMv6-M	SC000	As Cortex-M0		0.9 DMIPS/MHz
	ARMv4T	SC100	As ARM7TDMI
	ARMv7-M	SC300	As Cortex-M3		1.25 DMIPS/MHz
Cortex-M	ARMv6-M	Cortex-M0	Microcontroller profile, most Thumb + some Thumb-2,^[12] hardware multiply instruction (optional small), optional system timer, optional bit-banding memory	Optional cache, no TCM, no MPU	0.84 DMIPS/MHz	^[13]
		Cortex-M0+	Microcontroller profile, most Thumb + some Thumb-2,^[12] hardware multiply instruction (optional small), optional system timer, optional bit-banding memory	Optional cache, no TCM, optional MPU with 8 regions	0.93 DMIPS/MHz	^[14]
		Cortex-M1	Microcontroller profile, most Thumb + some Thumb-2,^[12] hardware multiply instruction (optional small), OS option adds SVC / banked stack pointer, optional system timer, no bit-banding memory	Optional cache, 0–1024 KB I-TCM, 0–1024 KB D-TCM, no MPU	136 DMIPS @ 170 MHz,^[15] (0.8 DMIPS/MHz FPGA-dependent)^[16]	^[17]
	ARMv7-M	Cortex-M3	Microcontroller profile, Thumb / Thumb-2, hardware multiply and divide instructions, optional bit-banding memory	Optional cache, no TCM, optional MPU with 8 regions	1.25 DMIPS/MHz	^[18]
	ARMv7E-M	Cortex-M4	Microcontroller profile, Thumb / Thumb-2 / DSP / optional VFPv4-SP single-precisionFPU, hardware multiply and divide instructions, optional bit-banding memory	Optional cache, no TCM, optional MPU with 8 regions	1.25 DMIPS/MHz (1.27 w/FPU)	^[19]
	ARMv7E-M	Cortex-M7	Microcontroller profile, Thumb / Thumb-2 / DSP / optional VFPv5 single and double precisionFPU, hardware multiply and divide instructions	0−64 KB I-cache, 0−64 KB D-cache, 0–16 MB I-TCM, 0–16 MB D-TCM (all these w/optional ECC), optional MPU with 8 or 16 regions	2.14 DMIPS/MHz	^[20]
	ARMv8-M Baseline	Cortex-M23	Microcontroller profile, Thumb-1 (most), Thumb-2 (some), Divide, TrustZone	Optional cache, no TCM, optional MPU with 16 regions	1.03 DMIPS/MHz	^[21]
	ARMv8-M Mainline	Cortex-M33	Microcontroller profile, Thumb-1, Thumb-2, Saturated, DSP, Divide, FPU (SP), TrustZone, Co-processor	Optional cache, no TCM, optional MPU with 16 regions	1.50 DMIPS/MHz	^[22]
	ARMv8-M Mainline	Cortex-M35P	Microcontroller profile, Thumb-1, Thumb-2, Saturated, DSP, Divide, FPU (SP), TrustZone, Co-processor	Built-in cache (with option 2–16 KB), I-cache, no TCM, optional MPU with 16 regions	1.50 DMIPS/MHz	^[23]
	ARMv8.1-M Mainline	Cortex-M52			1.60 DMIPS/MHz	^[24]
		Cortex-M55			1.69 DMIPS/MHz	^[25]
		Cortex-M85			3.13 DMIPS/MHz	^[26]
Cortex-R	ARMv7-R	Cortex-R4	Real-time profile, Thumb / Thumb-2 / DSP / optional VFPv3FPU, hardware multiply and optional divide instructions, optional parity & ECC for internal buses / cache / TCM, 8-stage pipeline dual-core runninglockstep with fault logic	0–64 KB / 0–64 KB, 0–2 of 0–8 MB TCM, opt. MPU with 8/12 regions	1.67 DMIPS/MHz^[27]	^[28]
		Cortex-R5	Real-time profile, Thumb / Thumb-2 / DSP / optional VFPv3 FPU and precision, hardware multiply and optional divide instructions, optional parity & ECC for internal buses / cache / TCM, 8-stage pipeline dual-core running lock-step with fault logic / optional as 2 independent cores, low-latency peripheral port (LLPP), accelerator coherency port (ACP)^[29]	0–64 KB / 0–64 KB, 0–2 of 0–8 MB TCM, opt. MPU with 12/16 regions	1.67 DMIPS/MHz^[27]	^[30]
		Cortex-R7	Real-time profile, Thumb / Thumb-2 / DSP / optional VFPv3 FPU and precision, hardware multiply and optional divide instructions, optional parity & ECC for internal buses / cache / TCM, 11-stage pipeline dual-core running lock-step with fault logic / out-of-order execution / dynamicregister renaming / optional as 2 independent cores, low-latency peripheral port (LLPP), ACP^[29]	0–64 KB / 0–64 KB, ? of 0–128 KB TCM, opt. MPU with 16 regions	2.50 DMIPS/MHz^[27]	^[31]
		Cortex-R8	TBD	0–64 KB / 0–64 KB L1, 0–1 / 0–1 MB TCM, opt MPU with 24 regions	2.50 DMIPS/MHz^[27]	^[32]
	ARMv8-R	Cortex-R52	TBD	0–32 KB / 0–32 KB L1, 0–1 / 0–1 MB TCM, opt MPU with 24+24 regions	2.09 DMIPS/MHz	^[33]
		Cortex-R52+	TBD	0–32 KB / 0–32 KB L1, 0–1 / 0–1 MB TCM, opt MPU with 24+24 regions	2.09 DMIPS/MHz	^[34]
		Cortex-R82	TBD	16–128 KB /16–64 KB L1, 64K–1MB L2, 0.16–1 / 0.16–1 MB TCM, opt MPU with 32+32 regions	3.41 DMIPS/MHz^[35]	^[36]
Cortex-A (32-bit)	ARMv7-A	Cortex-A5	Application profile, ARM / Thumb / Thumb-2 / DSP / SIMD / Optional VFPv4-D16FPU / Optional NEON / Jazelle RCT and DBX, 1–4 cores / optional MPCore, snoop control unit (SCU), genericinterrupt controller (GIC), accelerator coherence port (ACP)	4−64 KB / 4−64 KB L1, MMU + TrustZone	1.57 DMIPS/MHz per core	^[37]
		Cortex-A7	Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / Jazelle RCT and DBX / Hardware virtualization, in-order execution,superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), architecture and feature set are identical to A15, 8–10 stage pipeline, low-power design^[38]	8−64 KB / 8−64 KB L1, 0–1 MB L2, MMU + TrustZone	1.9 DMIPS/MHz per core	^[39]
		Cortex-A8	Application profile, ARM / Thumb / Thumb-2 / VFPv3 FPU / NEON / Jazelle RCT and DAC, 13-stagesuperscalar pipeline	16–32 KB / 16–32 KB L1, 0–1 MB L2 opt. ECC, MMU + TrustZone	Up to 2000 (2.0 DMIPS/MHz in speed from 600 MHz to greater than 1 GHz)	^[40]
		Cortex-A9	Application profile, ARM / Thumb / Thumb-2 / DSP / Optional VFPv3 FPU / Optional NEON / Jazelle RCT and DBX,out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)	16–64 KB / 16–64 KB L1, 0–8 MB L2 opt. parity, MMU + TrustZone	2.5 DMIPS/MHz per core, 10,000 DMIPS @ 2 GHz on Performance Optimized TSMC40G (dual-core)	^[41]
		Cortex-A12	Application profile, ARM / Thumb-2 / DSP / VFPv4 FPU / NEON / Hardware virtualization,out-of-order speculative issue superscalar, 1–4 SMP cores, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)	32−64 KB	3.0 DMIPS/MHz per core	^[42]
		Cortex-A15	Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / integer divide / fused MAC / Jazelle RCT / hardware virtualization,out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), ACP, 15-24 stage pipeline^[38]	32 KB w/parity / 32 KB w/ECC L1, 0–4 MB L2, L2 has ECC, MMU + TrustZone	At least 3.5 DMIPS/MHz per core (up to 4.01 DMIPS/MHz depending on implementation)^[43]	^[44]
		Cortex-A17	Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / integer divide / fused MAC / Jazelle RCT / hardware virtualization,out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), ACP	32 KB L1, 256 KB–8 MB L2 w/optional ECC	2.8 DMIPS/MHz	^[45]
	ARMv8-A	Cortex-A32	Application profile, AArch32, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, dual issue, in-order pipeline	8–64 KB w/optional parity / 8−64 KB w/optional ECC L1 per core, 128 KB–1 MB L2 w/optional ECC shared		^[46]
Cortex-A (64-bit)	ARMv8-A	Cortex-A34	Application profile, AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline	8−64 KB w/parity / 8−64 KB w/ECC L1 per core, 128 KB–1 MB L2 shared, 40-bit physical addresses		^[47]
		Cortex-A35	Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline	8−64 KB w/parity / 8−64 KB w/ECC L1 per core, 128 KB–1 MB L2 shared, 40-bit physical addresses	1.78 DMIPS/MHz	^[48]
		Cortex-A53	Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline	8−64 KB w/parity / 8−64 KB w/ECC L1 per core, 128 KB–2 MB L2 shared, 40-bit physical addresses	2.3 DMIPS/MHz	^[49]
		Cortex-A57	Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 3-width decode superscalar, deeply out-of-order pipeline	48 KB w/DED parity / 32 KB w/ECC L1 per core; 512 KB–2 MB L2 shared w/ECC; 44-bit physical addresses	4.1–4.8 DMIPS/MHz^[50]^[51]	^[52]
		Cortex-A72	Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 3-width superscalar, deeply out-of-order pipeline	48 KB w/DED parity / 32 KB w/ECC L1 per core; 512 KB–2 MB L2 shared w/ECC; 44-bit physical addresses	6.3-7.3 DMIPS/MHz^[53]	^[54]
		Cortex-A73	Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width superscalar, deeply out-of-order pipeline	64 KB / 32−64 KB L1 per core, 256 KB–8 MB L2 shared w/ optional ECC, 44-bit physical addresses	7.4-8.5 DMIPS/MHz^[53]	^[55]
	ARMv8.2-A	Cortex-A55	Application profile, AArch32 and AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline^[56]	16−64 KB / 16−64 KB L1, 256 KB L2 per core, 4 MB L3 shared	3 DMIPS/MHz^[53]	^[57]
		Cortex-A65	Application profile, AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-wide decode superscalar, 3-width issue, out-of-order pipeline,SMT			^[58]
		Cortex-A65AE	As ARM Cortex-A65, adds dual core lockstep for safety applications	64 / 64 KB L1, 256 KB L2 per core, 4 MB L3 shared		^[59]
		Cortex-A75	Application profile, AArch32 and AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 3-width decode superscalar, deeply out-of-order pipeline^[60]	64 / 64 KB L1, 512 KB L2 per core, 4 MB L3 shared	8.2-9.5 DMIPS/MHz^[53]	^[61]
		Cortex-A76	Application profile, AArch32 (non-privileged level or EL0 only) and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 4-width decode superscalar, 8-way issue, 13 stage pipeline, deeply out-of-order pipeline^[62]	64 / 64 KB L1, 256−512 KB L2 per core, 512 KB−4 MB L3 shared	10.7-12.4 DMIPS/MHz^[53]	^[63]
		Cortex-A76AE	As ARM Cortex-A76, adds dual core lockstep for safety applications			^[64]
		Cortex-A77	Application profile, AArch32 (non-privileged level or EL0 only) and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 4-width decode superscalar, 6-width instruction fetch, 12-way issue, 13 stage pipeline, deeply out-of-order pipeline^[62]	1.5K L0 MOPs cache, 64 / 64 KB L1, 256−512 KB L2 per core, 512 KB−4 MB L3 shared	13-16 DMIPS/MHz^[65]	^[66]
		Cortex-A78				^[67]
		Cortex-A78AE	As ARM Cortex-A78, adds dual core lockstep for safety applications			^[68]
		Cortex-A78C				^[69]
	ARMv9-A	Cortex-A510				^[70]
		Cortex-A710				^[71]
		Cortex-A715				^[72]
	ARMv9.2-A	Cortex-A320				^[73]
		Cortex-A520				^[74]
		Cortex-A720				^[75]
		Cortex-A725				^[76]
Cortex-X	ARMv8.2-A	Cortex-X1	Performance-tuned variant of Cortex-A78
	ARMv9-A	Cortex-X2		64 / 64 KB L1, 512–1024 KiB L2 per core, 512 KiB–8 MiB L3 shared		^[77]
	ARMv9-A	Cortex-X3		64 / 64 KB L1, 512–2048 KiB L2 per core, 512 KiB–16 MiB L3 shared		^[78]
	ARMv9.2-A	Cortex-X4		64 / 64 KB L1, 512–2048 KiB L2 per core, 512 KiB–32 MiB L3 shared		^[79]
	ARMv9.2-A	Cortex-X925				^[80]
Neoverse	ARMv8.2-A	Neoverse N1	Application profile, AArch32 (non-privileged level or EL0 only) and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 4-width decode superscalar, 8-way dispatch/issue, 13 stage pipeline, deeply out-of-order pipeline^[62]	64 / 64 KB L1, 512−1024 KB L2 per core, 2−128 MB L3 shared, 128 MB system level cache		^[81]
	ARMv8.2-A	Neoverse E1	Application profile, AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-wide decode superscalar, 3-width issue, 10 stage pipeline, out-of-order pipeline,SMT	32−64 KB / 32−64 KB L1, 256 KB L2 per core, 4 MB L3 shared		^[82]
	ARMv8.4-A	Neoverse V1				^[83]
	ARMv9-A	Neoverse N2				^[84]
	ARMv9-A	Neoverse V2				^[85]
	ARMv9.2-A	Neoverse N3				^[86]
	ARMv9.2-A	Neoverse V3				^[87]
ARM family	ARM architecture	ARM core	Feature	Cache (I / D),MMU	TypicalMIPS @ MHz	Reference

Designed by third parties

[edit]

These cores implement the ARM instruction set, and were developed independently by companies with an architectural license from ARM.

Product family	ARM architecture	Processor	Feature	Cache (I / D),MMU	TypicalMIPS @ MHz
StrongARM (Digital)	ARMv4	SA-110	5-stage pipeline	16 KB / 16 KB, MMU	100–233 MHz 1.0 DMIPS/MHz
StrongARM (Digital)	ARMv4	SA-1100	derivative of the SA-110	16 KB / 8 KB, MMU
Faraday^[88] (Faraday Technology)	ARMv4	FA510	6-stage pipeline	Up to 32 KB / 32 KB cache, MPU	1.26 DMIPS/MHz 100–200 MHz
		FA526	6-stage pipeline	Up to 32 KB / 32 KB cache, MMU	1.26 MIPS/MHz 166–300 MHz
		FA626	8-stage pipeline	32 KB / 32 KB cache, MMU	1.35 DMIPS/MHz 500 MHz
	ARMv5TE	FA606TE	5-stage pipeline	No cache, no MMU	1.22 DMIPS/MHz 200 MHz
		FA626TE	8-stage pipeline	32 KB / 32 KB cache, MMU	1.43 MIPS/MHz 800 MHz
		FMP626TE	8-stage pipeline, SMP		1.43 MIPS/MHz 500 MHz
		FA726TE	13 stage pipeline, dual issue		2.4 DMIPS/MHz 1000 MHz
XScale (Intel /Marvell)	ARMv5TE	XScale	7-stage pipeline, Thumb, enhanced DSP instructions	32 KB / 32 KB, MMU	133–400 MHz
		Bulverde	WirelessMMX, wirelessSpeedStep added	32 KB / 32 KB, MMU	312–624 MHz
		Monahans^[89]	Wireless MMX2 added	32 KB / 32 KB L1, optional L2 cache up to 512 KB, MMU	Up to 1.25 GHz
Sheeva (Marvell)	ARMv5	Feroceon	5–8 stage pipeline, single-issue	16 KB / 16 KB, MMU	600–2000 MHz
		Jolteon	5–8 stage pipeline, dual-issue	32 KB / 32 KB, MMU	600–2000 MHz
		PJ1 (Mohawk)	5–8 stage pipeline, single-issue, Wireless MMX2	32 KB / 32 KB, MMU	1.46 DMIPS/MHz 1.06 GHz
	ARMv6 / ARMv7-A	PJ4	6–9 stage pipeline, dual-issue, Wireless MMX2, SMP	32 KB / 32 KB, MMU	2.41 DMIPS/MHz 1.6 GHz
Snapdragon (Qualcomm)	ARMv7-A	Scorpion^[90]	1 or 2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv3FPU / NEON (128-bit wide)	256 KB L2 per core	2.1 DMIPS/MHz per core
	ARMv7-A	Krait^[90]	1, 2, or 4 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4FPU / NEON (128-bit wide)	4 KB / 4 KB L0, 16 KB / 16 KB L1, 512 KB L2 per core	3.3 DMIPS/MHz per core
	ARMv8-A	Kryo^[91]	4 cores.	?	Up to 2.2 GHz (6.3 DMIPS/MHz)
A series (Apple)	ARMv7-A	Swift^[92]	2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4FPU / NEON	L1: 32 KB / 32 KB, L2: 1 MB shared	3.5 DMIPS/MHz per core
	ARMv8-A	Cyclone^[93]	2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4FPU / NEON /TrustZone /AArch64. Out-of-order, superscalar.	L1: 64 KB / 64 KB, L2: 1 MB shared SLC: 4 MB	1.3 or 1.4 GHz
	ARMv8-A	Typhoon^[93]^[94]	2 or 3 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4FPU / NEON /TrustZone /AArch64	L1: 64 KB / 64 KB, L2: 1 MB or 2 MB shared SLC: 4 MB	1.4 or 1.5 GHz
	ARMv8-A	Twister^[95]	2 cores. ARM / Thumb / Thumb-2 / DSP / SIMD / VFPv4FPU / NEON /TrustZone /AArch64	L1: 64 KB / 64 KB, L2: 2 MB shared SLC: 4 MB or 0 MB	1.85 or 2.26 GHz
	ARMv8-A	Hurricane and Zephyr^[96]	Hurricane: 2 or 3 cores. AArch64, out-of-order, superscalar, 6-decode, 6-issue, 9-wide Zephyr: 2 or 3 cores. AArch64, out-of-order, superscalar.	L1: 64 KB / 64 KB, L2: 3 MB or 8 MB shared L1: 32 KB / 32 KB. L2: none SLC: 4 MB or 0 MB	2.34 or 2.38 GHz 1.05 GHz
	ARMv8.2-A	Monsoon and Mistral^[97]	Monsoon: 2 cores. AArch64, out-of-order, superscalar, 7-decode, ?-issue, 11-wide Mistral: 4 cores. AArch64, out-of-order, superscalar. Based on Swift.	L1I: 128 KB, L1D: 64 KB, L2: 8 MB shared L1: 32 KB / 32 KB, L2: 1 MB shared SLC: 4 MB	2.39 GHz 1.70 GHz
	ARMv8.3-A	Vortex and Tempest^[98]	Vortex: 2 or 4 cores. AArch64, out-of-order, superscalar, 7-decode, ?-issue, 11-wide Tempest: 4 cores. AArch64, out-of-order, superscalar, 3-decode. Based on Swift.	L1: 128 KB / 128 KB, L2: 8 MB shared L1: 32 KB / 32 KB, L2: 2 MB shared SLC: 8 MB	2.49 GHz 1.59 GHz
	ARMv8.4-A	Lightning and Thunder^[99]	Lightning: 2 cores. AArch64, out-of-order, superscalar, 7-decode, ?-issue, 11-wide Thunder: 4 cores. AArch64, out-of-order, superscalar.	L1: 128 KB / 128 KB, L2: 8 MB shared L1: 32 KB / 48 KB, L2: 4 MB shared SLC: 16 MB	2.66 GHz 1.73 GHz
	ARMv8.5-A	Firestorm and Icestorm^[100]	Firestorm: 2 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide Icestorm: 4 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 7-wide.	L1: 192 KB / 128 KB, L2: 8 MB shared L1: 128 KB / 64 KB, L2: 4 MB shared SLC: 16 MB	3.0 GHz 1.82 GHz
	ARMv8.6-A	Avalanche and Blizzard	Avalanche: 2 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide Blizzard: 4 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.	L1: 192 KB / 128 KB, L2: 12 MB shared L1: 128 KB / 64 KB, L2: 4 MB shared SLC: 32 MB	2.93 or 3.23 GHz 2.02 GHz
	ARMv8.6-A	Everest and Sawtooth	Everest: 2 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide Sawtooth: 4 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.	L1: 192 KB / 128 KB, L2: 16 MB shared L1: 128 KB / 64 KB, L2: 4 MB shared SLC: 24 MB	3.46 GHz 2.02 GHz
	ARMv8.6-A	Apple A17 Pro	Apple A17 Pro (P-cores): 2 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide Apple A17 Pro (E-cores): 4 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.	L1: 192 KB / 128 KB, L2: 16 MB shared L1: 128 KB / 64 KB, L2: 4 MB shared SLC: 24 MB	3.78 GHz 2.11 GHz
M series (Apple)	ARMv8.5-A	Firestorm and Icestorm	Firestorm: 4, 6, 8 or 16 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide Icestorm: 2 or 4 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 7-wide.	L1: 192 KB / 128 KB, L2: 12, 24 or 48 MB shared L1: 128 KB / 64 KB, L2: 4 or 8 MB shared SLC: 8, 24, 48 or 96 MB	3.2-3.23 GHz 2.06 GHz
	ARMv8.6-A	Avalanche and Blizzard	Avalanche: 4, 6, 8 or 16 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide Blizzard: 4 or 8 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.	L1: 192 KB / 128 KB, L2: 16, 32 or 64 MB shared L1: 128 KB / 64 KB, L2: 4 or 8 MB shared SLC: 8, 24, 48 or 96 MB	3.49 GHz 2.42 GHz
	ARMv8.6-A	Apple M3	Apple M3 (P-cores): 4, 5, 6, 10, 12 or 16 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide Apple M3 (E-cores): 4 or 6 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.	L1: 192 KB / 128 KB, L2: 16, 32 or 64 MB shared L1: 128 KB / 64 KB, L2: 4 or 8 MB shared SLC: 8, 24, 48 or 96 MB	4.05 GHz 2.75 GHz
	ARMv9.2-A	Apple M4	Apple M4 (P-cores): 3 or 4 cores. AArch64, out-of-order, superscalar, 8-decode, ?-issue, 14-wide Apple M4 (E-cores): 6 cores. AArch64, out-of-order, superscalar, 4-decode, ?-issue, 8-wide.	L1: 192 KB / 128 KB, L2: 16, 32 or 64 MB shared L1: 128 KB / 64 KB, L2: 4 or 8 MB shared SLC: 8, 24, 48 or 96 MB	4.40 GHz 2.85 GHz
X-Gene (Applied Micro)	ARMv8-A	X-Gene	64-bit, quad issue, SMP, 64 cores^[101]	Cache, MMU, virtualization	3 GHz (4.2 DMIPS/MHz per core)
Denver (Nvidia)	ARMv8-A	Denver^[102]^[103]	2 cores.AArch64, 7-widesuperscalar, in-order, dynamic code optimization, 128 MB optimization cache, Denver1: 28 nm, Denver2:16 nm	128 KB I-cache / 64 KB D-cache	Up to 2.5 GHz
Carmel (Nvidia)	ARMv8.2-A	Carmel^[104]^[105]	2 cores.AArch64, 10-widesuperscalar, in-order, dynamic code optimization, ? MB optimization cache, functional safety, dual execution, parity & ECC	? KB I-cache / ? KB D-cache	Up to ? GHz
ThunderX (Cavium)	ARMv8-A	ThunderX	64-bit, with two models with 8–16 or 24–48 cores (×2 w/two chips)	?	Up to 2.2 GHz
K12 (AMD)	ARMv8-A	K12^[106]	?	?	?
Exynos (Samsung)	ARMv8-A	M1 ("Mongoose")^[107]	4 cores. AArch64, 4-wide, quad-issue, superscalar, out-of-order	64 KB I-cache / 32 KB D-cache, L2: 16-way shared 2 MB	5.1 DMIPS/MHz (2.6 GHz)
	ARMv8-A	M2 ("Mongoose")	4 cores. AArch64, 4-wide, quad-issue, superscalar, out-of-order	64 KB I-cache / 32 KB D-cache, L2: 16-way shared 2 MB	2.3 GHz
	ARMv8-A	M3 ("Meerkat")^[108]	4 cores, AArch64, 6-decode, 6-issue, 6-wide. superscalar, out-of-order	64 KB I-cache / 64 KB D-cache, L2: 8-way private 512 KB, L3: 16-way shared 4 MB	2.7 GHz
	ARMv8.2-A	M4 ("Cheetah")^[109]	2 cores, AArch64, 6-decode, 6-issue, 6-wide. superscalar, out-of-order	64 KB I-cache / 64 KB D-cache, L2: 8-way private 1 MB, L3: 16-way shared 3 MB	2.73 GHz
	ARMv8.2-A	M5 ("Lion")	2 cores, AArch64, 6-decode, 6-issue, 6-wide. superscalar, out-of-order	64 KB I-cache / 64 KB D-cache, L2: 8-way shared 2 MB, L3: 12-way shared 3 MB	2.73 GHz

Timeline

[edit]

The following table lists each core by the year it was announced.^[110]^[111]

ARM Classic

Year	Classic cores
Year	ARM1-3	ARM6	ARM7	ARM8	ARM9	ARM10	ARM11
1985	ARM1
1986	ARM2
1989	ARM3
1992	ARM250
1993		ARM60 ARM610	ARM700
1994			ARM710 ARM7DI ARM7TDMI
1995			ARM710a
1996				ARM810
1997			ARM710T ARM720T ARM740T
1998					ARM9TDMI ARM940T
1999					ARM9E-S ARM966E-S
2000					ARM920T ARM922T ARM946E-S	ARM1020T
2001			ARM7EJ-S ARM7TDMI-S		ARM9EJ-S ARM926EJ-S	ARM1020E ARM1022E
2002						ARM1026EJ-S	ARM1136J(F)-S
2003					ARM968E-S		ARM1156T2(F)-S ARM1176JZ(F)-S
2004
2005							ARM11MPCore
2006					ARM996HS

ARM Cortex / Neoverse

Year	Cortex cores					Neoverse cores
Year	Microcontroller	Real-time	Application (32-bit)	Application (64-bit)	Application (64-bit)	Application (64-bit)
2004	Cortex-M3
2005			Cortex-A8
2006
2007	Cortex-M1		Cortex-A9
2008
2009	Cortex-M0		Cortex-A5
2010	Cortex-M4(F)		Cortex-A15
2011		Cortex-R4(F) Cortex-R5(F) Cortex-R7(F)	Cortex-A7
2012	Cortex-M0+			Cortex-A53 Cortex-A57
2013			Cortex-A12
2014	Cortex-M7(F)		Cortex-A17
2015				Cortex-A35 Cortex-A72
2016	Cortex-M23 Cortex-M33(F)	Cortex-R8(F) Cortex-R52(F)	Cortex-A32	Cortex-A73
2017				Cortex-A55 Cortex-A75
2018	Cortex-M35P(F)			Cortex-A65 Cortex-A65AE Cortex-A76 Cortex-A76AE
2019			Cortex-A34	Cortex-A77		Neoverse E1 Neoverse N1
2020	Cortex-M55(F)	Cortex-R82(F)		Cortex-A78 Cortex-A78AE Cortex-A78C	Cortex-X1^[112]	Neoverse V1^[113]
2021				Cortex-A510 Cortex-A710	Cortex-X2	Neoverse E2 Neoverse N2
2022	Cortex-M85(F)	Cortex-R52+(F)		Cortex-A715	Cortex-X3	Neoverse V2
2023	Cortex-M52(F)			Cortex-A520 Cortex-A720	Cortex-X4	Neoverse E3 Neoverse N3
2024		Cortex-R82AE		Cortex-A520AE Cortex-A720AE Cortex-A725	Cortex-X925	Neoverse V3 Neoverse V3AE Neoverse VN
2025				Cortex-A320 Cortex-A530 Cortex-A730	Cortex-X930	Neoverse E4 Neoverse N4 Neoverse V4

References

[edit]

^"ARM Powered Standard Products"(PDF). 2005. Archived fromthe original(PDF) on 20 October 2017. Retrieved23 December 2017.
^ARM Ltd and ARM Germany GmbH."Device Database". Keil.Archived from the original on 10 January 2011. Retrieved6 January 2011.
^"Processors". ARM. 2011.Archived from the original on 17 January 2011. Retrieved6 January 2011.
^"ARM610 Datasheet"(PDF).ARM Holdings. August 1993. Retrieved29 January 2019.
^"ARM710 Datasheet"(PDF).ARM Holdings. July 1994. Retrieved29 January 2019.
^ARM Holdings (7 August 1996)."ARM810 – Dancing to the Beat of a Different Drum"(PDF).Hot Chips.Archived(PDF) from the original on 24 December 2018. Retrieved14 November 2018.
^"VLSI Technology Now Shipping ARM810".EE Times. 26 August 1996.Archived from the original on 26 September 2013. Retrieved21 September 2013.
^Register 13, FCSE PID register Archived 7 July 2011 at theWayback Machine ARM920T Technical Reference Manual
^"ARM1136J(F)-S – ARM Processor". Arm.com. Archived fromthe original on 21 March 2009. Retrieved18 April 2009.
^"ARM1156 Processor".Arm Holdings. Archived fromthe original on 13 February 2010.
^"ARM11 Processor Family". ARM.Archived from the original on 15 January 2011. Retrieved12 December 2010.
^^a ^b ^c"Cortex-M0/M0+/M1 Instruction set; ARM Holding". Archived fromthe original on 18 April 2013.
^"Cortex-M0".Arm Developer. Retrieved23 September 2020.
^"Cortex-M0+".Arm Developer. Retrieved23 September 2020.
^"ARM Extends Cortex Family with First Processor Optimized for FPGA" (Press release). ARM Holdings. 19 March 2007.Archived from the original on 5 May 2007. Retrieved11 April 2007.
^"ARM Cortex-M1". ARM product website.Archived from the original on 1 April 2007. Retrieved11 April 2007.
^"Cortex-M1".Arm Developer. Retrieved23 September 2020.
^"Cortex-M3".Arm Developer. Retrieved23 September 2020.
^"Cortex-M4".Arm Developer. Retrieved23 September 2020.
^"Cortex-M7".Arm Developer. Retrieved23 September 2020.
^"Cortex-M23".Arm Developer. Retrieved23 September 2020.
^"Cortex-M33".Arm Developer. Retrieved23 September 2020.
^"Cortex-M35P".Arm Developer.Archived from the original on 8 May 2019. Retrieved29 April 2019.
^"Cortex-M52".Arm Developer. Retrieved23 November 2023.
^"Cortex-M55".Arm Developer. Retrieved28 September 2020.
^"Cortex-M85".Arm Developer. Retrieved7 July 2022.
^^a ^b ^c ^d"Cortex-R – Arm Developer".ARM Developer. Arm Ltd.Archived from the original on 30 March 2018. Retrieved29 March 2018.
^"Cortex-R4".Arm Developer. Retrieved23 September 2020.
^^a ^b"Cortex-R5 & Cortex-R7 Press Release; ARM Holdings; 31 January 2011".Archived from the original on 7 July 2011. Retrieved13 June 2011.
^"Cortex-R5".Arm Developer. Retrieved23 September 2020.
^"Cortex-R7".Arm Developer. Retrieved23 September 2020.
^"Cortex-R8".Arm Developer. Retrieved23 September 2020.
^"Cortex-R52".Arm Developer.Archived from the original on 23 November 2023. Retrieved23 November 2023.
^"Cortex-R52".Arm Developer.Archived from the original on 23 November 2023. Retrieved23 November 2023.
^"Cortex-R82".Arm Developer. Retrieved30 September 2020.
^"Arm Cortex-R comparison Table_v2"(PDF).ARM Developer. 2020. Retrieved30 September 2020.
^"Cortex-A5".Arm Developer. Retrieved23 September 2020.
^^a ^b"Deep inside ARM's new Intel killer". The Register. 20 October 2011.Archived from the original on 10 August 2017. Retrieved10 August 2017.
^"Cortex-A7".Arm Developer. Retrieved23 September 2020.
^"Cortex-A8".Arm Developer. Retrieved23 September 2020.
^"Cortex-A9".Arm Developer. Retrieved23 September 2020.
^"Cortex-A12 Summary; ARM Holdings". Archived fromthe original on 7 June 2013. Retrieved3 June 2013.
^"Exclusive : ARM Cortex-A15 "40 Per Cent" Faster Than Cortex-A9 | ITProPortal.com". Archived fromthe original on 21 July 2011. Retrieved13 June 2011.
^"Cortex-A15".Arm Developer. Retrieved23 September 2020.
^"Cortex-A17".Arm Developer. Retrieved23 September 2020.
^"Cortex-A32".Arm Developer. Retrieved23 September 2020.
^"Cortex-A34".Arm Developer. Retrieved11 October 2019.
^"Cortex-A35".Arm Developer. Retrieved23 September 2020.
^"Cortex-A53".Arm Developer. Retrieved23 September 2020.
^"Cortex-Ax vs performance".Archived from the original on 15 June 2017. Retrieved5 May 2017.
^"Relative Performance of ARM Cortex-A 32-bit and 64-bit Cores". 9 April 2015.Archived from the original on 1 May 2017. Retrieved5 May 2017.
^"Cortex-A57".Arm Developer. Retrieved23 September 2020.
^^a ^b ^c ^d ^eSima, Dezső (November 2018)."ARM's processor lines"(PDF).University of Óbuda, Neumann Faculty. Retrieved26 May 2022.
^"Cortex-A72".Arm Developer. Retrieved23 September 2020.
^"Cortex-A73".Arm Developer. Retrieved23 September 2020.
^"Hardware.Info Nederland".nl.hardware.info (in Dutch).Archived from the original on 24 December 2018. Retrieved27 November 2017.
^"Cortex-A55".Arm Developer. Retrieved23 September 2020.
^"Cortex-A65".Arm Developer. Retrieved3 October 2020.
^"Cortex-A65AE".Arm Developer. Retrieved11 October 2019.
^"Hardware.Info Nederland".nl.hardware.info (in Dutch).Archived from the original on 24 December 2018. Retrieved27 November 2017.
^"Cortex-A75".Arm Developer. Retrieved23 September 2020.
^^a ^b ^c"Arm's Cortex-A76 CPU Unveiled: Taking Aim at the Top for 7nm".AnandTech.Archived from the original on 16 November 2018. Retrieved15 November 2018.
^"Cortex-A76".Arm Developer. Retrieved23 September 2020.
^"Cortex-A76AE".Arm Developer. Retrieved29 September 2020.
^According to ARM, the Cortex-A77 has a 20% IPC single-thread performance improvement over its predecessor in Geekbench 4, 23% in SPECint2006, 35% in SPECfp2006, 20% in SPECint2017, and 25% in SPECfp2017
^"Cortex-A77".Arm Developer. Retrieved16 June 2019.
^"Cortex-A78".Arm Developer. Retrieved29 September 2020.
^"Cortex-A78AE".Arm Developer. Retrieved30 September 2020.
^"Cortex-A78C".Arm Developer. Retrieved26 November 2020.
^"Cortex-A510".developer.arm.com. Retrieved11 October 2024.
^"First Armv9 Cortex CPUs for Consumer Compute".community.arm.com. Retrieved24 August 2021.
^"Cortex-A715".developer.arm.com. Retrieved11 October 2024.
^"Cortex-A320".developer.arm.com. Retrieved26 February 2025.
^"Cortex-A520".developer.arm.com. Retrieved11 October 2024.
^"Cortex-A720".developer.arm.com. Retrieved11 October 2024.
^"Cortex-A725".developer.arm.com. Retrieved11 October 2024.
^"Cortex-X2".developer.arm.com. Retrieved11 October 2024.
^"Cortex-X3".developer.arm.com. Retrieved11 October 2024.
^"Cortex-X4".developer.arm.com. Retrieved11 October 2024.
^"Cortex-X925".developer.arm.com. Retrieved11 October 2024.
^"Neoverse N1".Arm Developer. Retrieved16 June 2019.
^"Neoverse E1".Arm Developer. Retrieved3 October 2020.
^"Neoverse V1".developer.arm.com. Retrieved30 August 2022.
^"Neoverse N2".developer.arm.com. Retrieved30 August 2022.
^"Neoverse V2".developer.arm.com. Retrieved8 May 2022.
^"Neoverse N3".developer.arm.com. Retrieved8 May 2024.
^"Neoverse V3".developer.arm.com. Retrieved8 May 2022.
^"Processor Cores".Faraday Technology. Archived fromthe original on 19 February 2015. Retrieved19 February 2015.
^"3rd Generation Intel XScale Microarchitecture: Developer's Manual"(PDF).download.intel.com. Intel. May 2007.Archived(PDF) from the original on 25 February 2008. Retrieved2 December 2010.
^^a ^b"Qualcomm's New Snapdragon S4: MSM8960 & Krait Architecture Explored".AnandTech. Retrieved23 September 2020.
^"Snapdragon 820 and Kryo CPU: heterogeneous computing and the role of custom compute". Qualcomm. 2 September 2015.Archived from the original on 5 September 2015. Retrieved6 September 2015.
^Lal Shimpi, Anand (15 September 2012)."The iPhone 5's A6 SoC: Not A15 or A9, a Custom Apple Core Instead".AnandTech.Archived from the original on 15 September 2012. Retrieved15 September 2012.
^^a ^bSmith, Ryan (11 November 2014)."Apple A8X's GPU - GAX6850, Even Better Than I Thought".AnandTech.Archived from the original on 30 November 2014. Retrieved29 November 2014.
^Chester, Brandon (15 July 2015)."Apple Refreshes The iPod Touch With A8 SoC And New Cameras".AnandTech.Archived from the original on 5 September 2015. Retrieved11 September 2015.
^Ho, Joshua (28 September 2015)."iPhone 6s and iPhone 6s Plus Preliminary Results".AnandTech.Archived from the original on 26 May 2016. Retrieved18 December 2015.
^Ho, Joshua (28 September 2015)."The iPhone 7 and iPhone 7 Plus Review".AnandTech.Archived from the original on 14 September 2017. Retrieved14 September 2017.
^"A11 Bionic - Apple". WikiChip. Retrieved1 February 2019.
^"The iPhone XS & XS Max Review: Unveiling the Silicon Secrets".AnandTech.Archived from the original on 12 February 2019. Retrieved11 February 2019.
^Frumusanu, Andrei."The Apple iPhone 11, 11 Pro & 11 Pro Max Review: Performance, Battery, & Camera Elevated".AnandTech. Retrieved20 October 2019.
^Frumusanu, Andrei."The iPhone 12 & 12 Pro Review: New Design and Diminishing Returns".AnandTech. Retrieved5 April 2021.
^"AppliedMicro's 64-core chip could spark off ARM core war copy". 12 August 2014.Archived from the original on 21 August 2014. Retrieved21 August 2014.
^"NVIDIA Denver Hot Chips Disclosure".Archived from the original on 5 December 2014. Retrieved29 November 2014.
^"Mile High Milestone: Tegra K1 "Denver" Will Be First 64-bit ARM Processor for Android".Archived from the original on 12 August 2014. Retrieved29 November 2014.
^"Drive Xavier für autonome Autos wird ausgeliefert" (in German).Archived from the original on 5 March 2018. Retrieved5 March 2018.
^"NVIDIA Drive Xavier SOC Detailed – A Marvel of Engineering, Biggest and Most Complex SOC Design To Date With 9 Billion Transistors". 8 January 2018.Archived from the original on 24 February 2018. Retrieved5 March 2018.
^"AMD Announces K12 Core: Custom 64-bit ARM Design in 2016".Archived from the original on 26 June 2015. Retrieved26 June 2015.
^"Samsung Announces Exynos 8890 with Cat.12/13 Modem and Custom CPU".AnandTech. Retrieved23 September 2020.
^"Hot Chips 2018: Samsung's Exynos-M3 CPU Architecture Deep Dive".AnandTech.Archived from the original on 20 August 2018. Retrieved20 August 2018.
^"ISCA 2020: Evolution of the Samsung Exynos CPU Microarchitecture".AnandTech. 3 June 2020. Retrieved27 December 2021.
^"ARM Company Milestones".Archived from the original on 28 March 2014. Retrieved6 April 2014.
^"ARM Press Releases".Archived from the original on 9 April 2014. Retrieved6 April 2014.
^"Arm's New Cortex-A78 and Cortex-X1 Microarchitectures: An Efficiency and Performance Divergence".
^"Arm Announces Neoverse V1 & N2 Infrastructure CPUs: +50% IPC, SVE Server Cores".Anandtech. 22 September 2020. Retrieved15 April 2021.

Cortex-A5	ActionsATM702x AmlogicM805/S805, T82x AtmelSAMA5D3 InfoTMiMAPx820, iMAPx15 QualcommSnapdragon S4 Play,200 RDA RDA8810PL TelechipsTCC892x
Cortex-A7	AllwinnerA2x, A3x, A83T, H3, H8 NXPi.MX7,QorIQ LS10xx, NXPi.MX6UL BroadcomVideoCore BCM2836, BCM23550 LeadcoreLC1813, LC1860/C, LC1913, LC1960 Marvell Armada PXA1920, 1500 mini plus MediaTek MT65xx QualcommSnapdragon 200, 205, 208, 210, 212,400
Cortex-A8	AllwinnerA1x Apple A4 Freescalei.MX5 RockchipRK291x SamsungExynos 3110(S5PC110), S5PV210 Texas InstrumentsOMAP 3 Texas InstrumentsSitara AM3xxx Texas InstrumentsDM38x ZiiLABSZMS-08
Cortex-A9	ActionsATM702x, ATM703x Altera Cyclone V, Arria V/10 AmlogicAML8726, MX, M6x, M801, M802/S802, S812, T86x Apple A5,A5X BroadcomVideoCore BCM21xxx, BCM28xxx Freescalei.MX6 HiSiliconK3V2,910's InfoTMiMAPx912 LeadcoreLC1810, LC1811 Marvell Armada 1500 mini MediaTek MT65xx NvidiaTegra,2,3,4i NufrontNuSmart 2816M, NS115, NS115M Renesas EMMA EV2, R-Car H1, RZ/A RockchipRK292x, RK30xx, RK31xx SamsungExynos 4 421x, 441x ST-EricssonNovaThor TelechipsTCC8803 Texas InstrumentsOMAP 4 Texas InstrumentsSitara AM4xxx VIA WonderMediaWM88x0, 89x0 XilinxZynq-7000 ZiiLABSZMS-20, ZMS-40
Cortex-A15	AllwinnerA80 HiSiliconK3V3 MediaTekMT8135/V NvidiaTegra 4,K1 Renesas R-Car H2 SamsungExynos 5 52xx, 54xx Texas InstrumentsOMAP 5, DRA7xx, AM57xx Texas InstrumentsSitara AM5xxx
Cortex-A17	MediaTekMT6595, MT5595 MStar6A928 RockchipRK3288
Others	Cortex-A12
ARMv7-A compatible	Apple A6,A6X,S1,S1P,S2,S3 Broadcom Brahma-B15 Marvell P4J QualcommSnapdragon S1, S2, S3, S4 Plus, S4 Pro, 600, 800 (Scorpion,Krait)

ARMv8-A

Others	Cortex-A32

Application
processors
(64-bit)

ARMv8-A

Cortex-A35	NXPi.MX8X MediaTekMT6799, MT8516 RockchipRK3308
Cortex-A53	ActionsGT7, S900, V700 AllwinnerA64, H5, H64, R18 Altera Stratix 10 AmlogicS9 Family, T96x BroadcomBCM2837 EZchip TILE-Mx100 HiSiliconKirin 620,650, 655, 658, 659,930, 935 Marvell Armada PXA1928, Mobile PXA1908/PXA1936 MediaTekMT673x,MT675x,MT6761V,MT6762/V,MT6763T,MT6765/G/H,MT6795,MT8161, MT8163, MT8165, MT8732, MT8735, MT8752 NXP ARMS32,QorIQ LS1088, LS1043,i.MX8M QualcommSnapdragon 215,410, 412, 415, 425, 427, 429, 430, 435, 439, 450,610, 615, 616, 617, 625, 626, 630 Renesas RZ/V2M RockchipRK3328, RK3368 SamsungExynos 7570, 7578, 7580, 7870, 7880 Texas InstrumentsSitara AM6xxx UNISOC SC9820E,SC9832E, SC9860/GV XilinxZynqMP
Cortex-A57	AMDOpteron A1100-series NXPQorIQ LS20xx NvidiaTegra X1 andTegra X2 QualcommSnapdragon 808 and 810 SamsungExynos 7 5433, 7420 HiSiliconKirin Hi1610 and Hi1612
Cortex-A72	AWS Graviton BroadcomBCM2711 HiSiliconKirin 950, 955,Kunpeng 916 MediaTekMT6797/D/T/X,MT8173, MT8176, MT8693 MStar6A938 QualcommSnapdragon 650, 652, 653 RockchipRK3399 NXPQorIQ LS2088,QorIQ LS1046A,QorIQ LX2160A,QorIQ LS1028A,i.MX8
Cortex-A73	QualcommSnapdragon 460,632, 636, 660, 662, 665, 680, 685,6s 4G Gen 1,835 SamsungExynos 7872, 7884, 7885, 7904, 9609, 9610, 9611 HiSiliconKirin 710,960,970 MediaTekMT6771/V,MT6799,MT8183, MT8788 AmlogicS922X
Others	Cortex-A34
ARMv8-A compatible	Ampere eMAG Apple A7,A8,A8X,A9,A9X,A10,A10X Applied Micro X-Gene CaviumThunderX Nvidia Tegra K1 (Denver),Tegra X2 (Denver2) QualcommKryo,Falkor Samsung Exynos M1 (Mongoose), M2 (Mongoose)

ARMv8.1-A

ARMv8.1-A compatible	CaviumThunderX2

ARMv8.2-A

Cortex-A55	AllwinnerA523 SamsungExynos 850 UNISOCSC9863/A, T603
Cortex-A75	QualcommSnapdragon 670,710, 712,845,850 SamsungExynos 9820, 9825 MediaTekMT6769H/T/V/Z,MT6768, MT6779V UNISOCT310, T606, T610, T615, T616, T618, T619, T620, T700, T710, T7200, T7225, T7250, T7255, T7280,T740
Cortex-A76	AllwinnerA733 Google Tensor HiSiliconKirin 810, 820,980, 985,990 QualcommSnapdragon 480(+),675, 678,720G, 730(G), 732G, 765(G), 768G,855(+), 860,7c (Gen 2), 8c, 8cx (Gen 2) MicrosoftSQ1 and SQ2 MediaTekMT6781, MT6785V, MT6789,MT6833V/P, MT6853V/T,MT6873, MT6875,Dimensity 6020, 6080, 6100+, 6300(+), 6400,MT8192 SamsungExynos 990 UNISOCT750, T760, T765, T770, T820, T8100, T8200, T8300, T9100
Cortex-A77	MediaTekDimensity 1000(+) QualcommSnapdragon 690,750G,865(+), 870 HiSiliconKirin 9000 SamsungExynos 880,980
Cortex-A78	Google Tensor G2 MediaTekMT6877, MT6878,MT6879, MT6891, MT6893,Dimensity 7020, 7025 (Ultra), 7030, 7050, 7300 (Energy/Ultra/X),8000, 8020, 8050, 8100, 8200,Kompanio 900T, 1200, 1380, 1300T QualcommSnapdragon 4 Gen 1, 4(s) Gen 2,695,6 Gen 1, 6(s) Gen 3,778G(+), 780G, 782G,888(+) SamsungExynos 1080, 1280, 1330, 1380, 1480,2100
Cortex-X1	Google Tensor, Tensor G2 QualcommSnapdragon 888(+) SamsungExynos 2100
Neoverse N1	Ampere Altra, Altra Max AWS Graviton2
Others	Cortex-A65, Cortex-A65AE, Cortex-A76AE, Cortex-A78C, Cortex-X1C,Neoverse E1
ARMv8.2-A compatible	Apple A11 Fujitsu A64FX HiSilicon TaiShan v110 Nvidia Tegra Xavier (Carmel) Samsung Exynos M3 (Meerkat), M4 (Cheetah), M5 (Lion)

ARMv8.3-A

ARMv8.3-A compatible	Apple A12,A12X/A12Z,S4,S5 Marvell ThunderX3

ARMv8.4-A

Neoverse V1	AWS Graviton3
ARMv8.4-A compatible	Apple A13,S6,S7,S8

ARMv8.5-A

ARMv8.5-A compatible	Apple A14,M1

ARMv8.6-A

ARMv8.6-A compatible	Apple A15,A16,A17,M2,M3

ARMv8.7-A

ARMv8.7-A compatible	QualcommOryon

ARMv9.0-A

Cortex-A510	Google Tensor G3 MediaTekDimensity 7200 (Pro/Ultra),8300 (Ultra),9000/9000+, 9200 QualcommSnapdragon 7 Gen 1, 7 Gen 3, 7s/7+ Gen 2,8(+) Gen 1,8 Gen 2 SamsungExynos 2200
Cortex-A710	MediaTekDimensity 9000/9000+ QualcommSnapdragon 7 Gen 1, 7 Gen 3, 7s/7+ Gen 2,8(+) Gen 1,8 Gen 2 SamsungExynos 2200
Cortex-A715	Google Tensor G3 MediaTekDimensity 7200 (Pro/Ultra),8300 (Ultra),9200 QualcommSnapdragon 7 Gen 3,8 Gen 2
Cortex-X2	MediaTekDimensity 9000/9000+ QualcommSnapdragon 7s/7+ Gen 2,8(+) Gen 1 SamsungExynos 2200
Cortex-X3	Google Tensor G3 MediaTekDimensity 9200/9200+ QualcommSnapdragon 8 Gen 2
Neoverse N2	Alibaba YiTian 710 Microsoft Azure Cobalt 100
Neoverse V2	AWSGraviton4 Google Axion Nvidia Grace

ARMv9.2-A

Cortex-A520	Google Tensor G4 QualcommSnapdragon 6 Gen 4,7s/7+ Gen 3,8(s) Gen 3 SamsungExynos 1580,Exynos 2400
Cortex-A720	Google Tensor G4 MediaTekDimensity 9300(+) QualcommSnapdragon 6 Gen 4,7s/7+ Gen 3,8(s) Gen 3 SamsungExynos 1580,Exynos 2400
Cortex-A725	MediaTekDimensity 8400 (Ultra)
Cortex-X4	Google Tensor G4 MediaTekDimensity 9300(+) QualcommSnapdragon 7+ Gen 3,8(s) Gen 3 SamsungExynos 2400
Cortex-X925	MediaTekDimensity 9400(+)
Neoverse N3	-
Neoverse V3	-
ARMv9.2-A compatible	All Cortex A520,A720,X4,X925,X930 cores are ARMv9.2-A Apple A18 Apple M4

Embedded ARM-based chips

Embedded
microcontrollers

Cortex-M0	CypressPSoC 4000, 4100, 4100M, 4200, 4200DS, 4200L, 4200M InfineonXMC1000 Nordic nRF51 NXPLPC1100, LPC1200 nuvoTon NuMicro Sonix SN32F700 STMicroelectronicsSTM32 F0 Toshiba TX00 Vorago VA108x0
Cortex-M0+	Cypress PSoC 4000S, 4100S, 4100S+, 4100PS, 4700S, FM0+ Holtek HT32F52000 Microchip (Atmel)SAM C2, D0, D1, D2, DA, L2, R2, R3 NXPLPC800, LPC11E60, LPC11U60 NXP (Freescale) Kinetis E, EA, L, M, V1, W0 Raspberry PiRP2040 Renesas Synergy S1 Silicon Labs (Energy Micro)EFM32 Zero, Happy STMicroelectronicsSTM32 L0
Cortex-M1	Altera FPGAs Cyclone-II, Cyclone-III, Stratix-II, Stratix-III Microsemi (Actel) FPGAs Fusion, IGLOO/e, ProASIC3L, ProASIC3/E Xilinx FPGAs Spartan-3, Virtex-2-3-4
Cortex-M3	ActelSmartFusion, SmartFusion 2 Analog Devices ADuCM300 CypressPSoC 5000, 5000LP, FM3 Fujitsu FM3 Holtek HT32F Microchip (Atmel)SAM 3A, 3N, 3S, 3U, 3X NXPLPC1300, LPC1700, LPC1800 ON Semiconductor Q32M210 Silicon Labs Precision32 Silicon Labs (Energy Micro)EFM32 Tiny, Gecko, Leopard, Giant STMicroelectronicsSTM32 F1, F2, L1 Texas Instruments F28, LM3, TMS470,OMAP 4 Toshiba TX03
Cortex-M4	Microchip (Atmel)SAM 4L, 4N, 4S NXP (Freescale) Kinetis K, W2 Renesas RA4W1, RA6M1, RA6M2, RA6M3, RA6T1
Cortex-M4F	Cypress 6200, FM4 InfineonXMC4000 Microchip (Atmel)SAM 4C, 4E, D5, E5, G5 Microchip CEC1302 Nordic nRF52 NXPLPC4000, LPC4300 NXP (Freescale) Kinetis K, V3, V4 Renesas Synergy S3, S5, S7 Silicon Labs (Energy Micro)EFM32 Wonder STMicroelectronicsSTM32 F3, F4, L4, L4+, WB Texas Instruments LM4F/TM4C,MSP432 Toshiba TX04
Cortex-M7F	Microchip (Atmel)SAM E7, S7, V7 NXP (Freescale) Kinetis KV5x, i.MX RT 10xx, i.MX RT 11xx, S32K3xx STMicroelectronicsSTM32 F7, H7
Cortex-M23	GigaDevice CD32E2xx Microchip (Atmel)SAM L10, L11, and PIC 32CM-LE 32CM-LS Nuvoton M23xx family, M2xx family, NUC1262, M2L31 Renesas S1JA, RA2A1, RA2L1, RA2E1, RA2E2
Cortex-M33F	Analog Devices ADUCM4 Dialog DA1469x GigaDevice GD32E5, GD32W5 Nordic nRF91, nRF5340, nRF54 NXPLPC5500, i.MX RT600 ON RSL15 Renesas RA4, RA6 STSTM32 H5, L5, U5, WBA Silicon Labs Wireless Gecko Series 2
Cortex-M35P	STMicroelectronics ST33K
Cortex-M55F	Alif Semiconductor Ensemble Infineon PSoC Edge
Cortex-M85F	Renesas RA8

Real-time
microprocessors

Cortex-R4F	Texas Instruments RM4, TMS570 Renesas RZ/T1
Cortex-R5F	Scaleo OLEA Texas Instruments RM57, AM2 XilinxVersal,ZynqMP,ZynqRF
Cortex-R7F	Renesas RZ/G2E, RZ/G2H, RZ/G2M, RZ/G2N
Cortex-R52F	NXP S32Z, S32E Renesas RZ/N2L, RZ/T2L, RZ/T2M
Cortex-R52+F	STMicroelectronics Stellar G, Stellar P

Classic ARM-based chips

Classic
processors

ARM7	AtmelSAM7L, SAM7S, SAM7SE, SAM7X, SAM7XC,AT91CAP7, AT91M, AT91R Cirrus Logic PS7xxx, EP7xxx Mediatek MT62xx NXPLPC2100, LPC2200, LPC2300, LPC2400, LH7 STMicroelectronics STR7
ARM9	Aspeed AST2400 AtmelSAM9G, SAM9M, SAM9N, SAM9R, SAM9X, SAM9XE, SAM926x,AT91CAP9 Cirrus Logic EP9xxx Freescalei.MX1x, i.MX2x Nuvoton NUC900 NXPLPC2900,LPC3000, LH7A PhilipsNexperia PNX4008 RockchipRK27xx, RK28xx SamsungS3C24xx STMicroelectronicsNomadik STn881x STMicroelectronics STR9 Texas InstrumentsOMAP 1,AM1x,DaVinci VIA WonderMediaWM8505/8650 ZiiLABSZMS-05
ARM11	BroadcomBCM2835 Cavium CNS3xxx Freescalei.MX3x Infotmic IMAPX210/220 Mindspeed Comcerto 1000 NvidiaTegra APX, 6xx QualcommMSM7000,Snapdragon S1 SamsungS3C64xx, S5P64xx ST-NXP WirelessNomadik STn882x Telechips TCC8902 Texas InstrumentsOMAP 2 VIA WonderMediaWM87x0
ARMv2a compatible	Amber (open FPGA core)
ARMv4 compatible	Faraday FA526, FA626 DEC/IntelStrongARM
ARMv5TE compatible	Intel/MarvellXScale Marvell Sheeva, Feroceon, Jolteon, Mohawk Faraday FA606TE, FA616TE, FA626TE, FA726TE