 | This article includes alist of references,related reading, orexternal links,but its sources remain unclear because it lacksinline citations. Please helpimprove this article byintroducing more precise citations.(January 2024) (Learn how and when to remove this message) |
 | |
| Type | LGA-ZIF |
|---|---|
| Chip form factors | Flip-chip |
| Contacts | 1207 |
| FSB protocol | TwoHyperTransport 3.1 links operating 6.40 GT/s or two HT 1.1 links operating at 800 MHz |
| Processors | AMDOpteron 4000 series |
| Predecessor | Socket F |
| Variant | Socket G34 |
| Successor | Socket SP3 |
| Memory support | DDR3 |
This article is part of theCPU socket series | |
Socket C32 is azero insertion forceland grid arrayCPU socket designed byAMD for their single-CPU and dual-CPU Opteron 4000 series server CPUs. It is the successor toSocket AM3 for single-CPU servers and the successor forSocket F for lower-end dual-CPU servers (High-end dual-CPU servers will useSocket G34). Socket C32 supports twoDDR3 SDRAM channels. It is based on the Socket F and uses a similar 1207-pinLGA socket but is not physically or electrically compatible with Socket F due to the use ofDDR3 SDRAM instead of theDDR2 SDRAM that Socket F platforms use.
Socket C32 was launched on June 23, 2010 as part of the San Marino platform with the four and six-core Opteron 4100 "Lisbon" processors.
Socket C32 also supports theBulldozer-based six- and eight-core "Valencia" Opterons introduced in November 2011.
Both Socket C32 and its contemporary Socket G34 were succeeded in 2017 bySocket SP3 for both single- and dual-CPU servers, supportingZen-basedEpyc CPUs, the successors to all families of Opteron CPUs.
Like Socket G34, it also uses the AMD SR5690, SR5670, and SR5650 chipsets. Socket C32 is also being used in the ultra-low-power Adelaide platform with the SR5650 chipset and HT1 interconnects instead of HT3.1.