 | This articleneeds additional citations forverification. Please helpimprove this article byadding citations to reliable sources. Unsourced material may be challenged and removed. Find sources: "Macrocell array" – news ·newspapers ·books ·scholar ·JSTOR(July 2017) (Learn how and when to remove this message) |
Programmable logic devices, such asprogrammable array logic andcomplex programmable logic devices, typically have a macrocell on every output pin.
A macrocell array is an approach to the design and manufacture ofASICs. Essentially, it is a small step up from the otherwise similargate array, but rather than being a prefabricated array of simple logic gates, the macrocell array is a prefabricated array of higher-level logic functions such asflip-flops,ALU functions,registers, and the like. These logic functions are simply placed at regular predefined positions and manufactured on awafer, usually calledmaster slice. Creation of a circuit with a specified function is accomplished by adding metal interconnects to the chips on the master slice late in the manufacturing process, allowing the function of the chip to be customised as desired.
Macrocell array master slices are usually prefabricated and stockpiled in large quantities regardless of customer orders. The fabrication according to the individual customer specifications may be finished in a shorter time compared with standard cell orfull custom design. The macrocell array approach reduces themask costs since fewer custom masks need to be produced. In addition manufacturing test tooling lead time and costs are reduced since the same test fixtures may be used for all macrocell array products manufactured on the samedie size.
Drawbacks are somewhat low density and performance than other approaches to ASIC design. However this style is often a viable approach for low production volumes.
A standard cell library is sometimes called a "macrocell library".[1][2]