Part of the book series:Lecture Notes in Computer Science ((LNPSE,volume 7261))
Included in the following conference series:
1018Accesses
Abstract
Over the last couple of years it became more and more obvious that improvements in chip technology get smaller and smaller with each generation. Processor frequency is stagnating for some time now and single thread performance of general purpose processor cores is only increasing very slowly from generation to generation despite the fact that designers have more and more transistors they can utilize.
However, to stay competitive in the Compute Server business it is necessary to follow Moore’s law and provide significant performance improvements to the customer every year. This begs the question how this can be achieved when traditional ways like cycle time improvements and the usage of more transistors are not yielding the desired results. The answer has to be a combination of logic, system and software design.
This talk will first describe why continuing with “business as usual” will fail going forward. It will then discuss a number of scenarios for workload optimized systems to overcome these hurdles before the focus will shift to the question: What challenges will that present to the area of hardware verification?
Speaker Bio
Klaus-Dieter Schubert received the Dipl.-Ing. degree in electrical engineering in 1990 from Stuttgart University (Germany). Subsequently, he joined IBM in Boeblingen and has been responsible for hardware verification of various IBM mainframe systems and its components. He was the technical lead for the hardware verification of the z900 2064 system before he moved to the field of hardware and software co-verification where he established the concept of virtual power-on (VPO) for zSeries and pSeries systems. From 2006 to 2008, Mr. Schubert was on a work assignment in Austin, Texas, where he has led the verification team for the POWER7 microprocessor. Today he is an IBM Distinguished Engineer and the technical leader for the hardware verification of future POWER processors. He has received two IBM Outstanding Achievement Awards for his contributions in the field of hardware verification.
This is a preview of subscription content,log in via an institution to check access.
Access this chapter
Subscribe and save
- Get 10 units per month
- Download Article/Chapter or eBook
- 1 Unit = 1 Article or 1 Chapter
- Cancel anytime
Buy Now
- Chapter
- JPY 3498
- Price includes VAT (Japan)
- eBook
- JPY 5262
- Price includes VAT (Japan)
- Softcover Book
- JPY 6578
- Price includes VAT (Japan)
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
Author information
Authors and Affiliations
IBM Deutschland Research and Development GmbH, Systems & Technology Group, 71032, Böblingen, Germany
Klaus-Dieter Schubert
- Klaus-Dieter Schubert
You can also search for this author inPubMed Google Scholar
Editor information
Editors and Affiliations
Department of Computer Science, University of Bristol, Merchant Venturers Building 3.25, Woodland Road, BS8 1UB, Bristol, UK
Kerstin Eder
Department of Computer Science and Engineering, FCT-UNL, Nova University of Lisbon, Quinta da Tore, 2829-516, Caparica, Portugal
João Lourenço
IBM Research Labs at Haifa, Haifa University Campus, Mount Carmel, 31905, Haifa, Israel
Onn Shehory
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Schubert, KD. (2012). Verification Challenges of Workload Optimized Hardware Systems. In: Eder, K., Lourenço, J., Shehory, O. (eds) Hardware and Software: Verification and Testing. HVC 2011. Lecture Notes in Computer Science, vol 7261. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-34188-5_4
Download citation
Publisher Name:Springer, Berlin, Heidelberg
Print ISBN:978-3-642-34187-8
Online ISBN:978-3-642-34188-5
eBook Packages:Computer ScienceComputer Science (R0)
Share this paper
Anyone you share the following link with will be able to read this content:
Sorry, a shareable link is not currently available for this article.
Provided by the Springer Nature SharedIt content-sharing initiative