1. Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: Design Automation Conf., USA, pp. 683–689 (2001)

   Google Scholar 

2. Jantsch, A., Tenhunen, H.: Networks on Chip, pp. 3–39. Kluwer Academic Publishers, Hingham (2003)

   Book MATH  Google Scholar 

3. Pande, P.P., Grecu, C., Ivanov, A., Saleh, R.: Design of a Switch for Network on Chip applications. In: ISCAS, Bangkok, Thailand, vol. 5, pp. v217-v220 (2003)

   Google Scholar 

4. Kumar, S., Jantsch, A., Soininen, J.-P., Forsell, M., Millberg, M., Tiensyrja, K.: A network on chip architecture and design methodology. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI, Pittsburgh, USA, pp. 105–112 (2002)

   Google Scholar 

5. Karim, F., Nguyen, A., Dey, S.: An interconnect architecture for networking System on Chips. IEEE Micro 22(5), 36–45 (2002)

   Article  Google Scholar 

6. Bononi, L., Concer, N.: Simulation and Analysis of Network on Chip Architectures: Ring, Spidergon and 2D Mesh. In: Design, Automation and Test in Europe, Munich, Germany, vol. 2, pp. 6–10 (2006)

   Google Scholar 

7. Millberg, M., Nilsson, E., Thid, R., Kumar, S., Jantsch: The Nostrum backbone - a communication protocol stack for networks on chip. In: Proceedings 17th International Conference on VLSI Design, Mumbai, India, pp. 693–696 (2004)

   Google Scholar 

8. Rijpkema, E., Goossens, K.: A router architecture for networks on silicon. In: Progress 2001, 2nd Workshop on Embedded Systems (2001)

   Google Scholar 

9. Taylor, M.B., Kim, J., Miller, J.: The Raw microprocessor: a computational fabric for software circuits and general-purpose programs. IEEE Micro. 25(2), 25–35 (2002)

   Article  Google Scholar 

10. Dall’Osso, M., Biccari, G., Giovannini, L., Benini, L.: Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. In: Proc. ICCD, SanJose, USA, pp. 536–539 (2003)

    Google Scholar 

11. Liuhao, Xuecheng, Z., Lixin, J., Meng, C., Kefeng, Z.: S-mesh: A mesh-based on-chip network with separation of control and transmission. The Journal of China Universities of Posts and Telecommunications 16(5), 86–92 (2009)

    Article  Google Scholar 

12. ITU-T: Network element management information model for the Message Transfer Part (MTP). ITU-T, Rec. Q.751.1. International Telecommunication Union - Telecommunication Standardization Sector, Geneva (1995)

    Google Scholar 

13. ITU-T 2001b: Signalling connection control part procedures. ITU-T, Rec. Q.714. International Telecommunication Union - Telecommunication Standardization Sector, Geneva (2001)

    Google Scholar 

14. McKeown, N.: Fast Switched Backplane for a Gigabit Switched Router. Stanford University, Stanford (2008),http://tiny-tera.stanford.edu/~nickm/papers/cisco_fasts_wp.pdf (accessed 03/23/07)

15. Yuan, T., Fan, X.Y., Jing, L.: Application specific network on-chip architecture. Computer Engineering and Applications 43(6), 88–91 (2007) (in Chinese)

    Google Scholar 

16. Terry, T.Y.: On-chip multiprocessor communication network design and analysis. PhD thesis, Stanford University, USA (2003)

    Google Scholar 

17. Benini, L., Bertozzi, D.: Network-on-chip architectures and design methods. In: IEEE Proc. Computers and Digital Techniques, vol. 152(6), pp. 261–272 (2005)

    Google Scholar 

18. Hossain, H., Ahmed, M., Al-Nayeem, A., Islam, T.Z., Akbar, M.: GPNOCSIM – A General Purpose Simulator for Network-on-Chip. In: ICICT, Dhaka, Bangladesh, pp. 254–257 (2007)

    Google Scholar 

19. Kim, J., Nicopoulos, C., Park, D., Reetuparna Das, R., Xie, Y., Vijaykrishnan, N., Mazin, S., Chita, R.: A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures. In: 34th International Symposium on Computer Architecture (ISCA 2007), San Diego, California, USA, pp. 138–149 (2007)

    Google Scholar 

20. Wolkotte, P.T., Gerard, J.M., Smit, J.M.G., Rauwerda, G.K., Smit, L.T.: An energy-efficient reconfigurable circuit-switched NOC. In: Proceedings of 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2005), Denver, Colorado, USA, pp. 155a-163a (2005)

    Google Scholar 

21. Bahn, J.H., Lee, S.E., Bagherzadeh, N.: Design of a router for network-on-chip. International Journal of High Performances Systems Architecture 1(2), 98–105 (2007)

    Article  Google Scholar 

22. Stensgaard, M.B., Sparso, J.: ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology. In: 2nd ACM/IEEE International Symposium on Networks-on-Chip, Newcastle University, UK, pp. 55–64 (2008)

    Google Scholar 

23. Dielissen, J., Rădulescu, A., Goossens, K., Rijpkema, E.: Concepts and implementation of the Philips network-on-chip. In: IP Based SoC Design 2003, Grenoble, France (2003)

    Google Scholar 

24. Benini, L., Bertozzi, D.: Network-on-chip architectures and design methods. In: IEE Proceedings of Computers and Digital Techniques, vol. 152(2), pp. 261–272 (2005)

    Google Scholar 

25. Rijpkema, E., Goossens, K.G.W., Rădulescu, A., Dielissen, J., Meerbergen, J., Wielage, P., Waterlander, E.: Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip. In: IEE Proceedings of Computers and Digital Techniques, vol. 150(5), pp. 294–302 (2003)

    Google Scholar 

26. Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: QNoC - QoS architecture and design process for Network on Chip. Journal of System Architecture 50, 105–128 (2004)

    Article  Google Scholar 

27. Zipf, P., Hinkelmann, H., Ashraf, A., Glesner, M.: A Switch Architecture and Signal Synchronization for GALS System-on-Chips. In: 17th Symposium on Integrated Circuits and Systems Design (SBCCI 2004), Pernambuco, Brazil, pp. 210–215 (2004)

    Google Scholar 

Download references