1. Arvind, A.K., Chiou, D., Hoe, J.C., Kozyrakis, C., Lu, S.L., Oskin, M., Patterson, D., Rabaey, J., Wawrzynek, J.: Ramp: Ramp: Research accelerator for multiple processors - a community vision for a shared experimental parallel hw/sw platform. Technical Report UCB//CSD-05-1412 (2005)

   Google Scholar 

2. Kyriacou, C., Evripidou, P., Trancoso, P.: Data-Driven Multithreading Using Conventional Microprocessors. IEEE Transactions on Parallel and Distributed Systems (2005)

   Google Scholar 

3. Kyriacou, C.: Data Driven Multithreading using Conventional Control Flow Microprocessors. PhD dissertation, University of Cyprus (2005)

   Google Scholar 

4. Olukotun, K., et al.: The Case for a Single Chip Multiprocessor. In: Proc. of the 7th ASPLOS, pp. 2–11 (1996)

   Google Scholar 

5. Stavrou, K., Evripidou, P., Trancoso, P.: DDM-CMP: Data-Driven Multithreading on a Chip Multiprocessor. In: Hämäläinen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds.) SAMOS 2005. LNCS, vol. 3553, pp. 364–373. Springer, Heidelberg (2005)

   Chapter  Google Scholar 

6. Trancoso, P., Evripidou, P., Stavrou, K., Kyriacou, C.: A Case for Chip Multiprocessors based on the Data-Drive Multihreading Model. International Journal on Parallel Processing (2005)

   Google Scholar 

7. Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A Full System Simulation Platform. IEEE Computer 35(2), 50–58 (2002)

   Google Scholar 

8. Kyriacou, C., Evripidou, P., Trancoso, P.: Cacheflow: A short-term optimal cache management policy for data driven multithreading. In: EuroPar 2004, pp. 561–570 (2004)

   Google Scholar 

9. Dennis, J.B., Misunas, D.P.: A preliminary architecture for a basic data-flow processor. In: Proceedings of the 2nd annual symposium on Computer architecture, pp. 126–132 (1975)

   Google Scholar 

10. Dennis, J.B.: First version of a data flow procedure language. In: Programming Symposium, Proceedings Colloque sur la Programmation, pp. 362–376 (1974)

    Google Scholar 

11. Arvind, R., Kathail, V.: A multiple processor data flow machine that supports generalized procedures. In: Proceedings of the 8th annual symposium on Computer Architecture, pp. 219–302 (1981)

    Google Scholar 

12. Evripidou, P.: D3-machine: A Decoupled Data-Driven Multithreaded Architecture with Variable Resolution Support. Parallel Computing 27(9), 1197–1225 (2001)

    Article MATH  Google Scholar 

13. Evripidou, P., Gaudiot, J.: A decoupled graph/computation data-driven architecture with variable resolution actors. In: Proc. of ICPP 1990, pp. 405–414 (1990)

    Google Scholar 

14. Evripidou, P., Kyriacou, C.: Data driven network of workstations (D2NOW). J. UCS 6(10), 1015–1033 (2000)

    MATH  Google Scholar 

15. Woo, S., Ohara, M., Torrie, E., Singh, J., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: Proc. of 22nd ISCA, pp. 24–36 (1995)

    Google Scholar 

16. IBM Microelectronics Division: The PowerPC 405(tm) Core (1998)

    Google Scholar 

17. Shivakumar, P., Jouppi, N.P.: Cacti 3.0: An integrated cache timing, power and area model. Technical report, Compaq Computer Corporation Western Research Laboratory (2001)

    Google Scholar 

18. Burns, J., Gaudiot, J.L.: Area and System Clock Effects on SMT/CMP Processors. In: Proceedings of the, International Conference on Parallel Architectures and Compilation Techniques (PACT 2001), pp. 211–218 (2001)

    Google Scholar 

19. Topelt, B., Schuhmann, D., Volkel, F.: Embedded Forum, Day Two: Information Appliances Not Dead Yet (2001),http://www.findarticles.com/p/articles/mi_zdext/is_200106/ai_ziff3378/pg_2

20. Intel: Intel microprocessor quick reference guide,http://www.intel.com/pressroom/kits/quickreffam.htm

Download references