uart-interface
Here are 76 public repositories matching this topic...
Language:All
Sort:Most stars
Python package to transfer data in a fast, reliable, and packetized form
- Updated
Feb 13, 2025 - Python
Uart terminal for Flipper Zero
- Updated
Nov 29, 2023 - C
usbasp improved firmware
- Updated
Apr 30, 2025 - C
Basic UART TX/RX module for FPGA
- Updated
Oct 18, 2018 - Verilog
A simple 8 bit UART implementation in Verilog, with tests and timing diagrams
- Updated
May 28, 2023 - Verilog
C++ Interface for the Bosch-Sensortec's BNO055 compatible with Espressif's ESP32 SoC running esp-idf.
- Updated
Feb 17, 2024 - C++
A heavy modification of the original c_uart_interface_example, works on ARM Cortex-M4 STM32F4 (as an offboard processor)
- Updated
Jul 8, 2016 - C
An Object Pascal UART Terminal for USBasp UART firmwares.
- Updated
Apr 27, 2025 - Pascal
Examples of applications based on RIOT-OS
- Updated
Mar 19, 2017 - C
sc16is750/752 driver for esp-idf
- Updated
Feb 6, 2025 - C
Discover the Xilinx Spartan-6 FPGA implementation featuring a UART protocol and Bubble Sort algorithm
- Updated
Nov 12, 2024 - VHDL
USSD sender/decoder with AT Commands - PySerial - python environment
- Updated
Aug 3, 2023 - Python
Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2
- Updated
Sep 3, 2019 - Perl
A library that turns microcontroller's UART peripheral to a simple, multi-master bus system. The project also features an RPC library for a microcontroller, device auto-discovery, code upload, gateway between the bus and PC, java code to manage microcontroller's RPC on a higher level of abstraction.
- Updated
May 23, 2023 - Java
VHDL codes for UART Interface; hardware communication protocol. contains Receiver & Transmitter units & RAM memory.
- Updated
Jun 10, 2021 - VHDL
The is for beginners/intermediates who seek core understanding of microcontroller principles: such as interfacing a single low-end CMOS 8051 micro-chip with some peripherals: where all working together as a system.
- Updated
Aug 2, 2019 - Assembly
☎️ UART Communication Implementation in Verilog HDL
- Updated
Mar 22, 2022 - Verilog
SMS sender with AT Commands - PySerial - python environment
- Updated
Apr 20, 2020 - Python
C library to control Mettler Toledo scales with SICS interface (MT-SICS)
- Updated
Dec 29, 2022 - C
Altera wrappers for C applications using Altera's 16550 UART Core through Avalon Bus on Cyclone V.
- Updated
Jan 30, 2018 - C
Improve this page
Add a description, image, and links to theuart-interface topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with theuart-interface topic, visit your repo's landing page and select "manage topics."