asip
Here are 6 public repositories matching this topic...
Language:All
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
- Updated
Apr 17, 2025 - VHDL
Development and simulation framework for Application Specific Vector Processor
- Updated
Mar 8, 2020 - C++
Deep learning of satellite data: Use the data from satellites for machine learning (deep learning) purposes
- Updated
Aug 19, 2022 - Jupyter Notebook
RISC-V based application-specific instruction set processor (ASIP) for Minimap2
- Updated
Feb 2, 2025
8-bit RISC ASIP for Stepper Motor Controller with both full and half step capabilities. Implemented in Verilog HDL.
- Updated
Apr 7, 2025 - Verilog
Improve this page
Add a description, image, and links to theasip topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with theasip topic, visit your repo's landing page and select "manage topics."