Popular repositoriesLoading

1. svinstsvinstPublic

   Determines the modules declared and instantiated in a SystemVerilog file

   Rust 46 5

2. svrealsvrealPublic

   Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats

   SystemVerilog 45 9

3. msdslmsdslPublic

   Automatic generation of real number models from analog circuits

   Python 41 12

4. anasymodanasymodPublic

   A framework for FPGA emulation of mixed-signal systems

   Python 36 10

5. pysvinstpysvinstPublic

   Python library for parsing module definitions and instantiations from SystemVerilog files

   Python 23 6

6. sky130-hello-worldsky130-hello-worldPublic

   Minimal SKY130 example with self-checking LVS, DRC, and PEX

   Shell 23 9