Movatterモバイル変換

Skip to content

#

xilinx-fpga

Here are 226 public repositories matching this topic...

Language:All

Filter by language

All226 VHDL56 Verilog46 C25 C++14 HTML11 SystemVerilog10 Python9 Jupyter Notebook7 Tcl7 MATLAB3

Sort:Most stars

Sort options

Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

openwifi

open-sdr /openwifi

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

linux fpga zynq hls hardware wifi verilog xilinx sdr analog-devices ieee80211 xilinx-fpga dma software-defined-radio ofdm csma ad9361 802-11 mac80211 openwifi

UpdatedNov 6, 2025
C

prjxray

f4pga /prjxray

Documenting the Xilinx 7-series bit-stream format.

toolchain tools fpga xilinx vivado fuzzer xilinx-fpga bitstream artix7 artix kintex7 symbiflow

UpdatedJun 5, 2025
Python

f4pga-arch-defs

f4pga /f4pga-arch-defs

FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.

python toolchain documentation fpga sphinx primitives verilog synthesis lattice hdl xilinx-fpga ice40 artix7 artix vpr kintex7 architecture-definitions verilog-simulator symbiflow verilog-simulations

UpdatedNov 5, 2025
Jupyter Notebook

ultraembedded /openlogicbit

Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.

fpga verilog logic-analyzer xilinx-fpga altera-fpga lattice-fpga digital-signal-analyzer ftdi232h ftdi2232h

UpdatedJun 24, 2021
Verilog

blaze

ingonyama-zk /blaze

blaze is a Rust library for ZK acceleration on Xilinx FPGAs.

aws fpga hardware xilinx-fpga zero-knowledge

UpdatedOct 22, 2024
Rust

triSYCL /sycl

SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM

llvm clang xilinx-fpga sycl cpp20 accelerators xilinx-vitis trisycl oneapi-dpc sycl-compilation dpc-toolchain

UpdatedNov 4, 2024
C++

derekmulcahy /xvcpi

Xilinx Virtual Cable Server for Raspberry Pi

zynq xilinx-fpga jtag xilinx-vivado snickerdoodle

UpdatedMar 14, 2022
C

ultraembedded /core_ft60x_axi

FTDI FT600 SuperSpeed USB3.0 to AXI bus master

fpga data-acquisition verilog bus-master ftdi-devices usb3 xilinx-fpga axi4 ft600

UpdatedJun 6, 2020
C++

yosys-f4pga-plugins

chipsalliance /yosys-f4pga-plugins

Plugins for Yosys developed as part of the F4PGA project.

toolchain fpga eda xilinx yosys xilinx-fpga yosys-plugin f4pga

UpdatedMay 14, 2024
Verilog

ultraembedded /core_dvi_framebuffer

Minimal DVI / HDMI Framebuffer

video fpga verilog framebuffer hdmi dvi xilinx-fpga axi4

UpdatedAug 9, 2020
Verilog

f4pga /prjuray

Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.

fpga xilinx vivado fuzzer xilinx-fpga bitstream ultrascale symbiflow ultrascale-plus

UpdatedFeb 9, 2022
SystemVerilog

prjxray-db

f4pga /prjxray-db

Project X-Ray Database: XC7 Series

toolchain bitset database tools fpga xilinx xilinx-fpga artix7 artix kintex7 symbiflow prjxray

UpdatedDec 14, 2021
Shell

diogofferreira /fpga-miner

💰 A simplified version of an FPGA bitcoin miner 💰

fpga vivado xilinx-fpga bitcoin-miner

UpdatedJul 9, 2019
VHDL

pontazaricardo /Verilog_Calculator_Matrix_Multiplication

This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.

calculator vhdl matrix-multiplication verilog xilinx hardware-designs xilinx-fpga low-level-programming xilinx-ise xilinx-vivado ic-design

UpdatedAug 12, 2017
Verilog

fredrequin /verilator_xilinx

Re-coded Xilinx primitives for Verilator use

fpga verilog xilinx-fpga verilator

UpdatedJun 24, 2025
Verilog

ingonyama-zk /open-binius

building blocks for accelerating ZK proofs over binary fields

cryptography fpga hardware xilinx-fpga zero-knowledge

UpdatedJun 19, 2025
Verilog

stevenbell /csirx

Open-source CSI-2 receiver for Xilinx UltraScale parts

xilinx-fpga mipi-camera csi2 ultrascale

UpdatedJul 10, 2019
Verilog

sailordiary /computer-systems-ucas

中国科学院大学计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session

cpu verilog xilinx-fpga computer-systems xilinx-vivado

UpdatedJun 24, 2017
Verilog

hex-five /multizone-fpga

This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW platform for its MultiZone Trusted Execution Environment and MultiZone Trusted Firmware. The X300 is an enhanced secure version of the SiFive's Freedom E300 built around the Rocket chip developed at U.C. Berkeley.

fpga rocket-chip xilinx fpga-soc risc-v xilinx-fpga bitstream digilent e300 sifive artix-100t sifive-freedom arty-a7 artix-35t

UpdatedJan 23, 2024
Scala

KarenOk /SAP-1-Computer

Design and Implementation of a Simple-As-Possible 1 (SAP-1) Computer using an FPGA and VHDL.

fpga vhdl vivado xilinx-fpga

UpdatedFeb 15, 2023
VHDL

Improve this page

Add a description, image, and links to thexilinx-fpga topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with thexilinx-fpga topic, visit your repo's landing page and select "manage topics."

[8]ページ先頭

©2009-2025 Movatter.jp