vlsi-cad
Here are 30 public repositories matching this topic...
Language:All
Sort:Most stars
A complete open-source design-for-testing (DFT) Solution
- Updated
Aug 30, 2025 - Swift
ACT hardware description language and core tools.
- Updated
Nov 1, 2025 - C++
Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
- Updated
Jan 23, 2021 - C++
Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference
- Updated
Dec 30, 2022 - Tcl
Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
- Updated
Feb 13, 2020 - C++
grayscale conversion system and simple convolution system
- Updated
Aug 25, 2021 - Verilog
A simple tool to demonstrate the physical design steps of VLSI Design Flow.
- Updated
Dec 13, 2020 - Python
Course Project - Foundations of VLSI CAD - Autumn Semester 2022 - Indian Institute of Technology Bombay
- Updated
Dec 9, 2022 - Jupyter Notebook
Implementation of Vector Reduce Min and Vector Negation ASIC Hardware, plus a toy CPU, memory and custom ISA for demo. Can be compiled to Verilog. Demos include fib series computations using custom ISA (and custom assembly) and some vector programs.
- Updated
Jan 11, 2021 - Bluespec
This repository contains python code snippets that implement several algorithms for automating the VLSI Physical Design process. This is based on the learnings from the course - EE5333W (Introduction to Physical Design Automation) at IITM.
- Updated
Mar 3, 2024 - Jupyter Notebook
Report of the contents learned in the 5-day workshop by VSD regarding the open-source EDA tools in the VLSI industry
- Updated
Feb 25, 2021
A library for fast and optimized VLSI Computer-Aided-Design algorithms
- Updated
May 8, 2023 - Python
A binary decision diagram is a directed acyclic graph used to represent a Boolean function. The ROBDD is a canonical form, which means that given an identical ordering of input variables, equivalent Boolean functions will always reduce to the same ROBDD.
- Updated
Oct 2, 2022 - Jupyter Notebook
Contains vim dotfiles configured for verilog, C++ & some stuff for VLSI
- Updated
Aug 14, 2021 - Vim Script
Heterogeneous Feature Extraction for Split Manufactured Layouts with Routing Perturbation
- Updated
Jan 30, 2021 - C++
This project demonstrates the complete design, layout, simulation, and verification of a **CMOS Inverter** using the **Electric VLSI Design Tool**.
- Updated
May 5, 2025
Improve this page
Add a description, image, and links to thevlsi-cad topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with thevlsi-cad topic, visit your repo's landing page and select "manage topics."