Movatterモバイル変換


[0]ホーム

URL:


Skip to content

Navigation Menu

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly

Sign up
#

superscalar

Here are 22 public repositories matching this topic...

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

  • UpdatedMar 17, 2025
  • Scala

An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP

  • UpdatedAug 24, 2024
  • VHDL

DUTH RISC-V Superscalar Microprocessor

  • UpdatedOct 23, 2024
  • SystemVerilog

Repositório para as aulas, exercícios e resumos da matéria: organização e arquitetura de computadores (INE5607).

  • UpdatedJan 11, 2022
  • Assembly

Educational computer simulator on a mission to "superscale" the study of computer architecture fundamentals

  • UpdatedMar 17, 2025
  • TypeScript

MIPS32 CPU implemented in SystemVerilog, with superscalar and branch prediction support

  • UpdatedJan 4, 2019
  • SystemVerilog

Two Level Branch Predictor Simulator - EE382N Superscalar Microprocessor Architecture, Spring 2019, Assignment 4

  • UpdatedMay 19, 2020
  • C++

Easy-to-implement n-body simulation kernels created using Intel's ispc and llvm/clang

  • UpdatedMar 21, 2017
  • C++

Direct Biot-Savart solver for 2D and 3D vortex blobs accelerated with Vc

  • UpdatedSep 8, 2023
  • C++

Superscalar OoO RISCV processor written in Chisel

  • UpdatedJan 3, 2017
  • Scala

A superscalar processor in Python

  • UpdatedJun 6, 2017
  • Python

This Verilog implementation represents a 32-bit MIPS processor featuring out-of-order execution.

  • UpdatedJan 16, 2024
  • Verilog

Implementation of advanced branch predictors, including Perceptron and Combinational Two-Level Adaptive Predictors, within the SimpleScalar simulator. Showcases enhancements in prediction accuracy and dynamic branch prediction techniques. This is a project for PSU ECE 587: Advanced Computer Architecture

  • UpdatedMar 24, 2024
  • C

Superscalar 8 bit processor made in logisim and corresponding assembly language to bit code compiler.

  • UpdatedJul 16, 2015
  • Python

A superscalar processor simulator written in Java as part of the Advanced Computer Architecture unit.

  • UpdatedDec 10, 2019
  • Java

Out of order superscalar processor simulated in Javascript

  • UpdatedJan 26, 2018
  • JavaScript

Improve this page

Add a description, image, and links to thesuperscalar topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with thesuperscalar topic, visit your repo's landing page and select "manage topics."

Learn more


[8]ページ先頭

©2009-2025 Movatter.jp