superscalar
Here are 22 public repositories matching this topic...
Language:All
Sort:Most stars
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
- Updated
Mar 17, 2025 - Scala
32-bit Superscalar RISC-V CPU
- Updated
Sep 18, 2021 - Verilog
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
- Updated
Aug 24, 2024 - VHDL
DUTH RISC-V Superscalar Microprocessor
- Updated
Oct 23, 2024 - SystemVerilog
A compiler, assembler, and processor.
- Updated
Feb 1, 2018 - OCaml
Super scalar Processor design
- Updated
Sep 7, 2014 - Verilog
Repositório para as aulas, exercícios e resumos da matéria: organização e arquitetura de computadores (INE5607).
- Updated
Jan 11, 2022 - Assembly
Educational computer simulator on a mission to "superscale" the study of computer architecture fundamentals
- Updated
Mar 17, 2025 - TypeScript
MIPS32 CPU implemented in SystemVerilog, with superscalar and branch prediction support
- Updated
Jan 4, 2019 - SystemVerilog
Two Level Branch Predictor Simulator - EE382N Superscalar Microprocessor Architecture, Spring 2019, Assignment 4
- Updated
May 19, 2020 - C++
Easy-to-implement n-body simulation kernels created using Intel's ispc and llvm/clang
- Updated
Mar 21, 2017 - C++
Superscalar dual-issue RISC-V processor
- Updated
Jul 31, 2024 - SystemVerilog
Direct Biot-Savart solver for 2D and 3D vortex blobs accelerated with Vc
- Updated
Sep 8, 2023 - C++
Superscalar OoO RISCV processor written in Chisel
- Updated
Jan 3, 2017 - Scala
A superscalar processor in Python
- Updated
Jun 6, 2017 - Python
This Verilog implementation represents a 32-bit MIPS processor featuring out-of-order execution.
- Updated
Jan 16, 2024 - Verilog
Implementation of advanced branch predictors, including Perceptron and Combinational Two-Level Adaptive Predictors, within the SimpleScalar simulator. Showcases enhancements in prediction accuracy and dynamic branch prediction techniques. This is a project for PSU ECE 587: Advanced Computer Architecture
- Updated
Mar 24, 2024 - C
Superscalar 8 bit processor made in logisim and corresponding assembly language to bit code compiler.
- Updated
Jul 16, 2015 - Python
A superscalar processor simulator written in Java as part of the Advanced Computer Architecture unit.
- Updated
Dec 10, 2019 - Java
Out of order superscalar processor simulated in Javascript
- Updated
Jan 26, 2018 - JavaScript
Improve this page
Add a description, image, and links to thesuperscalar topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with thesuperscalar topic, visit your repo's landing page and select "manage topics."